期刊文献+

应变硅NMOS晶体管沟道应变的模拟研究 被引量:2

Study on Channel Strain in Strained-Si NMOS Transistor by Simulation
下载PDF
导出
摘要 建立了一种基于硅/锗硅异质结构的应变硅NMOS晶体管的有限元模型,通过模拟研究了沟道区的应变分布及其与器件参数的关系。结果表明,提高锗硅虚拟衬底中锗的摩尔组分、减小应变硅层厚度,可以增加沟道应变。此外,应变量还随器件结构长度的增加而增加。研究结果可为应变硅器件的设计、工艺优化提供参考依据。 A finite element model of the strained-Si NMOS transistor based on Si/Si1-x Gex heterogeneous structure has been established. The channel strain distribution and its relation to the device parameters have been investigated by simulation. Results indicate that the channel strain can be increased by increasing the molar fraction of germanium, reducing the thickness of the strained Si layer, and increasing the structure length. These results can provide useful reference for the design and process optimization of the strained-Si based devices.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2009年第2期175-178,共4页 Research & Progress of SSE
基金 江苏省高等学校大学生实践创新训练计划 教育部新世纪优秀人才支持计划(NCET-06-0484)
关键词 应变硅 锗硅 N沟道金属氧化物半导体 有限元 模拟 strained silicon SiGe NMOS finite element simulation
  • 相关文献

参考文献11

  • 1Moore G E. Progress in digital integrated electronics [C]. IEDM Tech Dig, Washington DC, USA, 1975: 11-13.
  • 2Nguyen B-Y, Zhang D, Thean A, et al. Uniaxial and biaxial strain for CMOS performance enhancement [C]. ISTDM 2006, Princeton, NJ, USA, 2006: 1-3.
  • 3Thompson S E, Armstrong M, Auth C, et al. A logic nanotechnology featuring strained-silicon[J]. IEEE Electron Device Letters, 2004, 25(4): 191-193.
  • 4Ungersboeck E, Sverdlov V, Kosina H, et al. Strain engineering for CMOS devices [C]. 8th ICSICT, Shanghai, China, 2006: 124-127.
  • 5赵传阵,唐吉玉,文于华,吴靓臻,孔蕴婷.应变SiGe层中本征载流子浓度的计算[J].固体电子学研究与进展,2007,27(4):449-451. 被引量:2
  • 6Yeo Y-C, Sun J, Ong E-H. Strained channel transistor using strain field induced by source and drain stressors[C]. Materials Research Society Symposium Proceedings, San Francisco, CA, USA, 2004, 809 (B10) : 4.1-4.6.
  • 7Shen H, Lissenden C J. 3D finite element analysis of particle-reinforced aluminum [J]. Materials Science and Engineering, 2002, A338: 271-281.
  • 8Orai S, Bare J-C, Federspiel X, et al. FEM-based method to determine mechanical stress evolution during process flow in microelectronics, application to stress-voiding[C]. Proc 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, Brussels, Belgium, 2004: 47-52.
  • 9Cheng Z-Y, Currie M T, Leitz C W, et al. Electron mobility enhancement in strained-Si n-MOSFETs fabricated on SiGe-on-insulator (SGOI) substrates [J]. IEEE Electron Device Letters, 2001, 22(7): 321- 323.
  • 10Ga'miz F, Cartujo-C P, Rolda'n J B, et al. Electron transport in strained Si inversion layers grown on SiGe-on-insulator substrates[J]. J Appl Phys, 2002, 92(1): 288-295.

二级参考文献9

  • 1张万荣,曾峥,罗晋生.应变Si_(1-x)Ge_x层本征载流子浓度和有效态密度的解析计算[J].固体电子学研究与进展,1996,16(4):314-318. 被引量:6
  • 2Eberhardt J, Kasper E. Bandgap narrowing in strained SiGe on the basis of the electrical measurements on Si/SiGe/Si hetero bipolar transistors [J]. Materials Science and Engineering, 2002,B89 : 93-96.
  • 3Slotboom J W, Graaff H C De. Measurements of bandgap narrowing in Si bipolar transistors [J]. Solidstate Electronics,1976,19: 857-862.
  • 4Bullis W M. Sillicon for Microelectroics. in Bloor D, Brook R J,Fleming M C et al. ed. The Encyclpedia of Advanced Mater v4. Oxford England: Elsevicer Sci Ltd, 1994:2 478-2 495.
  • 5陈明治,王建农.半导体器件的材料物理学基础[M].北京:科学出版社,1999,5:90-97.
  • 6Prinz E J,Garone P M,Schwartz P V,et al. The effect of base emitter spacers and strain dependent densities of states in Si/Si1-xGex/Si heterojunction Bipolar Transistors int[C]. Proc IEDM, 1989 : 639-642.
  • 7Matutinovic Krstelj Z,Venkataraman V,Prinz E J,et al. Base resistance and effective bandgap reduction in NPN Si/SiGe/Si HBTs with heavily base doping [J]. IEEE Trans Electronic Device, 1996,43 : 457-466.
  • 8Bulfer F M, Meinerzhagen B, Fischer G, et al. Hole transport investigation in unstrained and strained SiGe [J]. J Vac SciTechnol, 1998,B16:1 662-1 669.
  • 9张万荣,李志国,郭伟玲,孙英华,穆甫臣,程尧海,沈光地,罗晋生.应变Si_(1-x)Ge_x层材料和Si/Si_(1-x)Ge_x器件物理参数模型[J].半导体技术,1998,23(3):46-52. 被引量:4

共引文献1

同被引文献14

  • 1Yuan T,Buchanan D A,Wei C,et al.CMOS scaling into the nanometer regime[J].Proceedings of the IEEE,1997,85(4):486-504.
  • 2Welser J,Hoyt J L,Gibbons J F.NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures[C].IEDM,San Francisco,USA,1992:1000-1002.
  • 3Thompson S E,Armstrong M,Auth C,et al.A logic nanotechnology featuring strained-silicon[J].IEEE Electron Device Letters,2004,25(4):191-193.
  • 4Thompson S E,Suthram S,Sun Y,et al.Future of strained Si/semiconductors in nanoscale MOSFETs[C].IEDM,San Francisco,USA,2006:1-4.
  • 5Ghani T,Armstrong M,Auth C,et al.A 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon CMOS transistors[C].IEDM,Washington DC,USA,2003:11.6.1-11.6.3.
  • 6Li J H,Domenicucci A,Chidambarrao D.Stress and strain measurement in semiconductor device channel areas by convergent beam electron diffraction[C].Mater Res Soc Symp Proc,San Francisco,USA,2006:0913-D05-03.
  • 7Shen H,Lissenden C J.3D finite element analysis of particle-reinforced aluminum[J].Materials Science and Engineering,2002,A338:271-281.
  • 8Benabbas T,Francois P,Androussi Y.Stress relaxation in highly strained InAs/GaAs structures as studied by finite element analysis and transmission electron microscopy[J].Journal of Applied Physics,1996,80(5):2763-2767.
  • 9Yeo Y C,Sun J.Finite-element study of strain distribution in transistor with silicon-germanium source and drain regions[J].Applied Physics Letters,2005,86 (2):023103-023103.
  • 10Kong J T,Lee W S,Lee K H,et al.TCAD for next generation technology and product development[C].8th ICSICT,Shanghai,China,2006:1189-1192.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部