期刊文献+

SystemC建模在多核处理器设计中的应用 被引量:3

Application of SystemC modeling in multi-core design
下载PDF
导出
摘要 "同芯Ⅳ"是中国科学院微电子研究所通信与多媒体SOC实验室设计的一款多核异构处理器。本文将电子系统级(Electronic System Level,ESL)设计方法成功应用于该处理器SOC设计,通过SystemC对系统关键单元MIPS处理器建模,利用Visual Studio和Modelsim等工具进行软硬件协同设计、验证。实践证明利用SystemC模型进行软硬件协同设计有效提高了开发并行度,缩短开发周期,为验证和性能优化提供了详尽的参考数据,简化了调试。 "Costar iV"is a heterogeneous multi-core processor which is developed by IMECAS CoMMSOC Lab. And this paper approaches the success of using ESL in the SOC design of this multi-core processor, modeling key element-MIPS with SystemC, HW/SW co-design and verification with tools such as Visual Studio and Modelsim. Practice has proved that the use of SystemC model not only to enhance effective in development of projects in parallel, shorten the development cycle, and to provide a detailed reference data for the verification and optimization, and simplifies debugging.
出处 《国外电子测量技术》 2009年第6期75-78,共4页 Foreign Electronic Measurement Technology
基金 工业和信息化部电子发展基金项目资助项目 "应用于移动通信视频业务的AVS系统研发"
关键词 SystemC建模 多核处理器 软硬件协同设计 SystemC modeling multi-core processor SW/HW co-design
  • 相关文献

参考文献8

  • 1FUMMI F,LOGHI M,PERBELLINI G. SystemC cosimulation for core-based embedded systems[J]. Des Autom Embed Syst, 2007,11 :146-166.
  • 2孟思远,刘建,奚杰,陈杰.一种多核DSP的动态存储器分配设计方法[J].微电子学与计算机,2008,25(11):21-24. 被引量:2
  • 3CALDARI M,CONTI M,COPPOLA M. Transactionkevel Models for AMBA Bus Architecture Using SystemC 2. 0 IEEE Design[C]. Automation and Test in Europe Conference and Exhibition, 200a: 26-31.
  • 4MAGUIRE. Issues In the development of an integrated environment for embedded system design-Part B:Design and Implementation[J].Microprocessors and Microsystems, 1999,23 (4):199-206.
  • 5陈曦,徐宁仪.SystemC片上系统设计[M].北京:科学出版社,2003.120-121.
  • 6于海,樊晓桠,张盛兵.32位RISC微处理器FPGA验证平台设计与实现[J].计算机工程与应用,2007,43(5):110-112. 被引量:7
  • 7王玉琳.建构于元件式电子系统层级的渐近式SOC设计流程[D].台北:国立成功大学,2007.
  • 8MICHAEL G,DIETMAR M. An extendible MIPS-I processor kernel in VHDL for hardware/software co-design [C]. Proceedings of the conference on European design automation, 1996. 9,Geneva,Switzerland: 548-553.

二级参考文献8

共引文献10

同被引文献26

  • 1傅杰,翟景春,沈建锋.基于VC++界面构造研究[J].计算机应用与软件,2007,24(9):100-101. 被引量:3
  • 2Trademarks.Qt参考文档[EB/OL].2002.http://www.qiliang.net/qt/index.html.
  • 3PANDE P P. Performance evaluation and design trade- offs [J]. 1025 for network-owchip interconnect architectures IEEE Transactions on Computers, 2005,54 (8) : -1040.
  • 4XU T C. A study of through silicon via impact to 3D network-onchip design [ C ]. 2010 International Conference on Electronics and Information Engineering, 2010..333-337.
  • 5FEERO B, PANDE P P. Performance evaluation for three-dimensional networks-on-chip[C]. IEEE Computer Society Annual Symposium on VLSI,2007 :a0~-al0.
  • 6CHAO C H. Traffic-and thermal-aware run-time thermal management scheme for 3D NoC systems[C]. 2010 Fourth ACM/IEEE International Symposium on Networks on-Chip, 2010 : 223-230.
  • 7PAVLIDIS V F,FRIEDMAN E G. 3D topologies for networks on-Chip [C ]. Proceedings of IEEE SOC Conference, 2006 : 285-288.
  • 8GENG L F. Design and performance evaluation of a 2D-mesh network on chip prototype using FPGA[C]. IEEE Asia Pacific Conference on Circuits and Systems, 2008 : 1264-1267.
  • 9Lu Zhiyuan,Shen Yuanyi,He Hu.Multi-core SoC architecture exploration with radar digital system based on dataflow graph method[C]//20th International Conference on Electronics,Circuits,and Systems,2013:617-620.
  • 10吴紫盛,李源,杨群,等.HR-2DSP核的周期精度模拟器设计[J].计算计应用与软件,2014,5(1):15-22.

引证文献3

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部