期刊文献+

A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications

A fractional-N frequency synthesizer for WCDMA/Bluetooth/ZigBee applications
原文传递
导出
摘要 A triple-mode fractional-N frequency synthesizer with a noise-filter voltage controlled oscillator(VCO) for WCDMA/Bluetooth/ZigBee applications has been implemented in 0.18-μm RF-CMOS technology.The proposed synthesizer achieves a good phase noise lower than-80 dBc/Hz in band and-115 dBc/Hz @ 1 MHz for the three modes, and only draws 21 mA from a 1.8 V supply.It has a high hardware sharing and a small size, only 1.5 × 1.4 mm2.The system architecture, circuit design, and measured results are also presented. A triple-mode fractional-N frequency synthesizer with a noise-filter voltage controlled oscillator(VCO) for WCDMA/Bluetooth/ZigBee applications has been implemented in 0.18-μm RF-CMOS technology.The proposed synthesizer achieves a good phase noise lower than-80 dBc/Hz in band and-115 dBc/Hz @ 1 MHz for the three modes, and only draws 21 mA from a 1.8 V supply.It has a high hardware sharing and a small size, only 1.5 × 1.4 mm2.The system architecture, circuit design, and measured results are also presented.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第7期114-118,共5页 半导体学报(英文版)
基金 supported by the Beijing Municipal Science & Technology Development Program(No.D0305003040111) the National Natural Science Foundation of China (No. 90407006)
关键词 MULTI-STANDARD PLL frequency synthesizers VCO multi-standard PLL frequency synthesizers VCO
  • 相关文献

参考文献8

  • 1Tang Y,Aktas A,Ismail M, et al.A fully integrated dual-mode frequency synthesizer for GSM and wideband CDMA in 0.5 μmCMOS[].IEEE Circuits and Systems Magazine.2001
  • 2Wu P,He K.A CMOS triple-band fractional-N frequency syn- thesizer for GSM/GPRS/EDGE applications[].International Symposium on Circuits and Systems.2001
  • 3Rhee W.Design of high-performance CMOS charge pump in phase-locked loops[].International Symposium on Circuits and Systems.1999
  • 4Hegazi E,Sjoland H,Abidi A A.A filtering technique to lower LC oscillator phase noise[].IEEE Journal of Solid State Circuits.2001
  • 5M.H. Perrott,M.D. Trott.A Modeling Approach for Fractional-NFrequency Synthesizers Allowing Straightforward Noise Analysis[].IEEE Journal of Solid State Circuits.2002
  • 6Seok-Ju Yun,So-Bong Shin,Hyung-Chul Choi,Sang-Gug Lee.A 1mW Current-Reuse CMOS Differential LC-VCO with Low Phase Noise[].ISSCC /SESSION /RF TECHNIQUES/.
  • 7USAMA M,,KWASNIEWSKI T A.A40-GHz fre-quency divider in90-nm CMOS technology[].IEEE North-East Workshop on Circuits and Systems.2006
  • 8Vaucher C S,Ferencic I,Locher M,et al.A family of lowpower truly modular programmable dividers in standard 0. 35 m CMOS Tech[].IEEE Journal of Solid State Circuits.2000

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部