期刊文献+

基于增强学习的半导体测试调度研究 被引量:2

Scheduling Study for Semiconductor Final Test Based on Reinforcement Learning
原文传递
导出
摘要 采用Sarsa(λ,k)学习算法求解、产品、测试机、测试工具包、使能器部件对应关系非常复杂的半导体测试调度问题。针对测试调度,通过定义系统状态的表示方式、构造行为和报酬函数把调度问题转化为增强学习问题,并把Sarsa(λ,k)算法和梯度下降径向基神经网络函数泛化器结合使用。实验验证了Sarsa(λ,k)算法解决半导体测试调度问题的有效性。Sarsa(λ,k)算法通过反复解决调度问题来调整调度策略,能克服单个行为策略短视的缺点,综合利用各个行为策略的优点,从而找到较优的调度方案。 Semiconductor test scheduling problem is a variation of reentrant unrelated parallel machine problem considering intricate multiple resources constraints and sequence-dependant setup times, etc. A multi-step reinforcement learning(RL)algorithm called Sarsa(λ, k)was applied to deal with the semiconductor final test scheduling problem. Allowing enabler reconfiguration,the production capacity of the test facility was expanded and scheduling optimization was performed at the component level. In order to apply Sarsa(λ, k), the scheduling problem was transformed into an RL problem by defining state representation, constructing actions and the reward function, and combining the algorithm with the gradient descend radial basis neural networks function approximation. Experiments show that Sarsa(λ,k) outperforms the scheduling method in industry and validate its effectiveness to solve the semiconductor test scheduling problem.
出处 《工业工程与管理》 北大核心 2009年第4期38-44,59,共8页 Industrial Engineering and Management
基金 国家自然科学基金(70771058) 国家自然科学基金(50375082) 国家863计划资助项目(2008AA04Z102)
关键词 调度 半导体测试 增强学习 多资源约束 scheduling semiconductor test reinforcement learning resource constraint
  • 相关文献

参考文献9

  • 1Pearn W L,Chung S H,Chen A Y,et al.A case study on the multistage IC final testing scheduling problem with reentry[J].International Journal of Production Economics,2004,88(3):257-267.
  • 2Ellis K P,Lu Y,Bish E K.Scheduling of wafer test processes in semiconductor manufacturing[J].International Journal of Production Research,2004,42(2):215-242.
  • 3Lu Y.Scheduling of wafer test processes in semiconductor manufacturing[D].Blacksburg:Virginia Polytechnic Institute and State University,2001.
  • 4Yang M-H,Lo C-C,Chen H-M,et al.Hybrid genetic algorithms for minimizing the maximum completion time for the wafer probing scheduling problem[J].Journal of the Chinese Institute of Industrial Engineers,2005,22(3):218-225.
  • 5Lin J T,Wang F K,Lee W T.Capacity-constrained scheduling for a logic IC final test facility[J].International Journal of Production Research,2004,42(1):79-99.
  • 6Sivakumar A I.Optimization of a cycle time and utilization in semiconductor test manufacturing using simulation based,on-line,near-real-time scheduling system:proceedings of the 31st conference on Winter simulation,pp.727-735,Phoenix,December 05-08,1999[C].New York:ACM,1999.
  • 7Lin S Y,Ful C,Chiang T C,et al.Colored timed Petri-Net and GA based approach to modeling and scheduling for wafer probe center:proceedings of IEEE International Conference on Robotics and Automation,pp.1434-1439,.
  • 8Taipel,September 14-19,2003[C].Pitscataway:IEEE,c2003.Chiang T C,Shen Y S,Ful C.Adaptive lot/equipment matching strategy and GA based approach for optimized dispatching and scheduling in a wafer probe center:proceedings of IEEE International Conference on Robotics and Automation,pp.3125-3130,New Orleans,April 26-May 1,2004[C].N.J.:IEEE,2004.
  • 9Sutton R S,Barto A G.Reinforcement Learning:An introduction[M].Cambridge,Massachusetts:MIT Press,1998.

同被引文献17

  • 1厉红,钱省三.集束型半导体制造设备的预防维修计划优化[J].半导体技术,2005,30(11):39-42. 被引量:6
  • 2厉红,钱省三.半导体制造设备的维修调度研究[J].中国机械工程,2006,17(16):1693-1697. 被引量:11
  • 3马慧民,叶春明.半导体炉管区批调度问题的粒子群优化算法研究[J].计算机集成制造系统,2007,13(6):1121-1126. 被引量:7
  • 4SONG Y, ZHANG M T, YI J, et al. Bottleneck station scheduling in semiconductor assembly and test manufacturing using ant colony opti- mization[J]. IEEE Trans on Automation Science and Engineer- ing,2007,4(4) :569-578.
  • 5MA Hui-min, YE Chun-ming, ZHANG Shuang. Knowledge evolution algorithm for capacitated lot sizing problem[ C ]//Proc of the 2nd In- ternational Joint Conference on Computational Sciences and Optimiza- tion. [ S. l. ] : IEEE Service Center,2009:999-1002.
  • 6Song Y, Zhang M T, Yi J, et al. Bottleneck station scheduling in semiconductor assembly and test manufacturing using ant colony optimization [J]. Automation Science and Engineering, IEEE Transactions on, 2007, 4 (4):569-578.
  • 7Lin J T, Wang F K, Lee W T. Capacity-constrained scheduling for a logic IC final test facility [J ]. International Journal of Production Research, 2004, 42 (1):79-99.
  • 8LEE Y. Supply chain model for the semiconductor industry of global market [J]. Journal of systems integration, 2001, 10 (3):189-206.
  • 9凌继远.半导体产业多阶多厂产能分配机制之构建[D].中国台湾:交通大学,2006.
  • 10Ma H, Ye C, Zhang S. Knowledge evolution algorithm for capacitated lot sizing problem [A]. Proceeding of the Second International Joint Conference on Computational Sciences and Optimization[C]// IEEE Service Center, 2009: 999- 1002.

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部