期刊文献+

基于钴硅化物电迁移现象的电熔丝器件的优化设计与研究 被引量:1

Based on the cobalt silicides electric wire transfer phenomena of fused the optimization design and research devices
下载PDF
导出
摘要 设计了一种完全兼容现有0.18μm标准CMOS工艺的,利用电迁移现象的,价格低廉的电熔丝器件结构。结果表明,在该结构下,通过优化参数,所获得的eFUSE器件结构,熔断后电阻高达107欧姆数量级,熔断率高达99%,解决了传统结构下中熔丝熔断后电阻太小,局部过热可能产生爆裂的问题。 A new Electrically Programmable Fuse (eFUSE) device structure based in electromigration, completely compactable with present 0.18μm standard CMOS process, and low price, has been developed. The result shows that, through the optimize of all the parameters, we can obtain a eFUSE device structure, whose resistance is about 10^7 ohm, and the completely programmed rate is 99%, overcoming the problems in the traditional eFUSE structure.
作者 林昆 何波涌
出处 《微计算机信息》 2009年第23期218-219,242,共3页 Control & Automation
关键词 电编程熔丝 电迁移 CMOS集成电路 冗余技术 硅化物 eFUSE Electromigration CMOS integrated circuit Redundancy Silicide
  • 相关文献

参考文献5

  • 1W.R. TONTI et al., "Reliability and design qualification of a sub-micron tungsten silicide E-Fuse', IRPS Proceedings [J], p. 152-156, 2004.
  • 2M. Alavi et al., "A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process", IEDM Technical Digest[J],p.855-858, 1997.
  • 3A. Kalnitsky, I. Saadat, A. Bergemont, P. Francis, ."CoSi2 integrated fuses on poly silicon for low voltage 0.181xm CMOS applications" ,IEDM Technical Digest[J], p.765-768, 1999.
  • 4C. Kothandaraman, S.K. Iyer, S.S. Iyer, "Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides" [J], IEEE Electron Device Letters, vol.23, no.9,p. 523-525, 2002.
  • 5夏宏美,李成诗,韩芳,赖宗声.深亚微米超大规模集成电路的静态时序分析[J].微计算机信息,2006(03Z):215-218. 被引量:6

二级参考文献1

共引文献5

同被引文献6

  • 1Dinesh Saigal, Gigi Lai, Lisa Yang, Jingang Su, Ken Ngan, Murali Narashiman, Fusen Chen, Ajay Singhal, Dave Lopes, Sean Lian, Wanqing Cao, Kevin Tsai, Patrick Lo, S.K. Lee, James Shih, "Study of capping layers, cleaning method and rapid thermal processing temperature on cobalt Silicide formation", Part of the SPIE Conference on Multilevel Interconnect Technology Ⅲ, September 1999.
  • 2R. Li, W.-R. Kong, K. Tao, L.-J. Yu, K. Huang, J. Ning, C.-Q. Geng, and C.-D. Wang, "Threshold Voltage Shift Due to Mechanical Stress-Enhanced Plasma Process-Induced Damage in 0.13-urn pMOSFET", IEEE Electron Device Letters, vol. 28, pp. 360-362, May. 2007.
  • 3Joo-Hyoung Lee, Sung-Hyung Park, Key-Min Lee, Ki-Seok Youn, Young-Jin Park, Chel-Jong Choi, Tae-Yeon Seong, and Hi-Deok Lee, "A Study of Stress-Induced p+/n Salicided Junction Leakage Failure and Optimized Process Conditions for Sub-0.15- urn CMOS Technology", IEEE TRANSACTIONS OF ELECTRON DEVICES, VOL.49, NO.11, NOVEMBER 2002.
  • 4Y.L.Hsu, Y.K.Fang, S.J.Fang, Paul Chu, and Yens Ho, "Investigation and Modeling of Stress Effects on the formation of Cobalt Salicide", IEEE ELECTRON DEVICE LETTERS, VOL.26, NO.9, SEPTEMBER 2005.
  • 5Plasma Etching: Fundamentals and Applications (Series on Semiconductor Science and Technology, 7) by M. Sugawara.
  • 6麻省理工学院开放式课程计划(微电子学与MOSFET元件)MOSFET:I-V Characteristics(Saturation,Back Bias).

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部