期刊文献+

JPEG2000位平面编码器的硬件实现 被引量:1

Hardware implementation of JPEG2000 bit-plane coding
下载PDF
导出
摘要 采用三个状态机控制编码操作,并采用局部优化和模板数据缓冲技术,提出了一种简单、灵活的新结构,提高了编码效率,减小了硬件实现的资源消耗,在码块处理上也具有很大灵活性。设计了硬件结构的VerilogHDL模型,进行了仿真和逻辑综合,并用FPGA进行了验证。仿真和综合结果表明,设计的硬件结构是正确的,最高频率可达82MHz,满足设计要求。 This paper proposes a new simple and flexible architecture for JPEG2000 bit-plane coding,the architecture contains three state machines to control the coding process.By using local optimization and template technology for data buffering,the coding efficiency is improved.The new architecture has fewer hardware consumption and great flexibility in handling the code block. The Verilog HDL modules of architecture are designed,simulated and synthesized to FPGA,the results show that the architecture designed is correct and the highest frequency of the design is up to 82 MHz.
出处 《计算机工程与应用》 CSCD 北大核心 2009年第24期70-71,76,共3页 Computer Engineering and Applications
关键词 JPEG2000 位平面编码 VERILOG HDL JPEG2000 bit-plane coding Verilog HDL
  • 相关文献

参考文献5

二级参考文献16

  • 1王勇,郑南宁,梅魁志,朱悦心,刘跃虎.一种高效的JPEG2000位平面编码器设计[J].西安交通大学学报,2005,39(2):158-161. 被引量:5
  • 2乔世杰,胡运平,高勇.图像验证系统设计及FPGA实现[J].电子器件,2006,29(3):825-828. 被引量:2
  • 3.硬件描述语言verilog第四版[M].Thomas & Moorby''s,2001..
  • 4ISO/IEC JTC1/SC29/WG1 N1890- 2000, JPEG2000,part Ⅰ: final draft international standard [S].
  • 5Taubman D, Ordentlich E, Weinberger M, et al. Embedded block coding in JPEG2000 [A]. IEEE International Conference on Image Processing, Vancouver,Canada, 2000.
  • 6FangH C, Wang TC, LianCJ, et al. High speed memory efficient EBCOT architecture for JPEG200[A]. IEEE International Symposium on Circuits and Systems, Bangkok, Thailand, 2003.
  • 7Taubrnan D. High performance scalable image compression with EBCOT [J]. IEEE Trans Image Processing, 2000, 9 (7): 1 158-1 170.
  • 8Chen K F, Lian C J. Analysis and architecture design of EBCOT for JPEG2000 [A]. IEEE International Symposium on Circuits and Systems, Sydney, Australia, 2001.
  • 9JPEG 2000 Part 1 020719 (Final Publication Draft).ISO/IEC JTC1/SC29/WGI N2678,2002-07
  • 10Xu Chao,Han Yanju,Zhang Yizhen.Bit-plane and Pass Dual Parallel Architecture for Coefficient Bit Modeling in JPEG2000.IEEE Int.Conf.on Acoustics,Speech and Signal Processing (ICASSP 2004),Montreal,Canada,200-05

共引文献11

同被引文献7

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部