期刊文献+

子空间分解在FPGA上的高效实现 被引量:1

High Efficient FPGA Implementation of Subspace Decomposition
下载PDF
导出
摘要 传统的信号子空间分解算法有着算法复杂、运算量大的缺点,紧缩近似投影子空间跟踪算法克服了上述缺点,但在硬件实现时其顺序串行的结构却严重地制约了数据处理速度,文章介绍了并行流水线结构的紧缩近似投影子空间跟踪算法在FPGA上的实现方法,同时也讨论了延时对算法收敛速度造成的负面影响,最后在Quartus Ⅱ环境下验证了算法改进后的性能;结果表明所实现的算法误差较小,达到了很高的数据处理速度,适合在实时性要求较高的场合应用。 Traditional subspace decomposition algorithm has many disadvantages, such as complex, high computational burden and so on. Projection approximation subspaee tracking with deflation (PASTd) algorithm succeeds in getting rid of these problems, hut when it is implemented on the hardware, the bad serial structure limits the data processing speed. The paper introduces a method that explains how the parallel and pipelining PASTd algorithm is implemented on FPGA. Additionally, the negative effect on convergent speed caused by inserting delay is also discussed. At last, the performance of modified algorithm was verified in the Quartus II developing environment. The results show that not only the error is very small, but also the data processing speed is very high. It makes out that the method is suitable to be used in the situation where the task should be processed in real--time.
出处 《计算机测量与控制》 CSCD 北大核心 2009年第8期1629-1631,1657,共4页 Computer Measurement &Control
基金 西北工业大学科技创新基金(2007KJ01028)
关键词 子空间分解 近似投影子空间跟踪 FPGA 流水线 subspace decomposition projection approximation subspace tracking FPGA pipeline
  • 相关文献

参考文献7

二级参考文献19

  • 1杜旭,左剑,夏晓菲,何建华.ASIC系统中跨时钟域配置模块的设计与实现[J].微电子学与计算机,2004,21(6):173-177. 被引量:5
  • 2李元.数字电路与逻辑设计[M].南京:南京大学出版社,1998..
  • 3Wakerly J F.数字设计原理与实践(第三版)[M].林生,金京林,葛洪,等,译.北京:机械工业出版社,2003.
  • 4Dueck R K.数字系统设计-CPLD应用与VHDL编程[M].张春,等,译.北京:清华大学出版社,2005.
  • 5Kapur D,Subramaniam M.Mechanizing Verification of Arithmetic Circuits:SRT Division.In:Proc.17th FSTTCS,Vol.1346 of LNCS,Springer Verlag,1997.103~122
  • 6Kapur D,Subramaniam M.Mechanically verifying a family of multiply circuits[A].In:Proc.of 8th Conf on Computer Aided Verification[C].Berlin:Springer-Verlag,1996.135~146
  • 7Kapur D,Subramaniam M.Using and Induction Prover for Verifying Arithmetic Circuits.J.of Software Tools for Technology Transfer.Springer-Verlag,2000,3(1):32~65
  • 8Akbarpour B,Tahar S,Dekdouk A.Formalization of Fixed-Point Arithmetic in HOL.Formal Methods in Systems Design,Springer Verlag,2005,27(1-2):173~200
  • 9Tahar S,Zobair M.H,Song X.Formal Verification of a SONET Data Stream Processor.IEE Proceedings-Computers and Digital Techniques,2004,151 (1):71 ~81
  • 10Kort S,Tahar S,Curzon P.Hierarchical Formal Verification Using a Hybrid Tool.International Journal on Software Tools for Technology Transfer,Springer Verlag,2002,4:1~10

共引文献10

同被引文献17

  • 1Dynamic risers [EB/OL], DNV - OS- F201, 2001.
  • 2API RECOMMENDED PRACTICE 16Q[S].
  • 3Riser Fatigue [EB/OL], DNV- RP - F204. 2005, 07.
  • 4Riser ,Integrity Management E EB/OL3. DNV - RP - F206. 2008. 04.
  • 5Y. Modarres--Sadeghi, H. Mukundan, J. M. Dahl et al. The effect of higher harmonic forces on fatigue life of marine risers [J]. Journal of Sound and Vibration. 2010, 329.. 43 -55.
  • 6H. Mukundan, Y. Modarres Sadeghi, J. M. Dahl. et al. Monitoring VIV fatigue damage on marine risers [J]. Journal of Fluids and Structures, 2009, 25:617-628.
  • 7Himanshu Maheshwari, Wolfgang Ruf, Dave Waiters. Riser Integrity Monitoring Techniques and Data Processing Methods [C]. SOPE - 2008 - EF - 01.
  • 8Mat Podskarbi, Dave Waiters. Integrated approach to riser design and integrity monitoring [A]. International Offshore Pipeline Forum (IOPF) [C]. 2006, IOPF2006 - 004.
  • 9Mat Podskarbi, David Walters. Review and evaluation of riser integrity monitoring Systems and data processing [C]. Deep Offshore Technology 2006.
  • 10Pierre Beynet, Roy Shilling, Mike Campbell, et al. Full scale VIV response measurements of a drill pipe in Gulf of Mexico loop currents [A]. Proceedings of the ASME 27th International Conference on Offshore Mechanics and Arctic Engineering [C]. 2008 - 57610.

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部