期刊文献+

基于电机送丝的数字控制研究 被引量:2

Study on digital control of wire feeder in welding
下载PDF
导出
摘要 为了克服电焊机送丝速度波动对焊接质量的影响,传统的控制直流电机转速的方法是控制直流电机的电压和电流,该控制方法由于直流电机的特性变化,电路参数的影响会导致控制精度较差,不能适时控制其转速。在此采用锁相环技术方法锁定直流电机的速度,该方法是通过编码器测得电机的转速,并采用DSP实现全数字软件锁相环(DSPLL)控制直流电机的速度,通过可逆调速电路的脉冲宽度调节(PWM),从而精确控制电机的转速。试验表明,该方法能实时精确控制电机的速度,且其性能稳定可靠。 In order to overcome the quality in welding,the traditional way is to control vohage and current of motor,which has bad control precision caused by characteristic change and circuit parameter of de motor,so it is impossible reale-time control.This paper uses a method of Digital Software Phase-Locked Loop to control speed of DC motor.The controlling circuits of Digital Software Phase- Locked Loop(DSPLL)using digital signal process(DSP)is constructed,which is driven by the pulse-width modulation(PWM) controlled by DC motor.Finally,the experiments prove that the control method can not only realize the functions of the whole system,but also run more precisely and steadily.What's more, this method decreases greatly the harmonics and ripples of power supply systems.It makes the system to reale-timc control.
出处 《电焊机》 北大核心 2009年第8期64-67,共4页 Electric Welding Machine
关键词 软件锁相环 送丝 DC-DC变换器 脉冲宽度调节 software phase-locked Ioop DC/DC converter pulse width modulation
  • 相关文献

参考文献10

二级参考文献32

  • 1李亚斌,彭咏龙,李和明.提高串联型逆变器频率跟踪速度的研究[J].电工技术学报,2004,19(11):77-81. 被引量:14
  • 2李亚斌,彭咏龙,李和明.自采样比例积分控制全数字锁相环的性能分析和实现[J].中国电机工程学报,2005,25(18):64-69. 被引量:42
  • 3RAGOT P, MARKOVIC M, PERRIARD Y. Optimization of electric motor for a solar airplane application[J]. IEEE Trans on Industry Applications, 2006, 42(4): 1053-1063.
  • 4CHUNG C C, LEE C Y. An all-digital phase-locked loop for high-speed clock generation[J]. IEEE Journal of Solid-State Circuits, 2003, 38(2): 347-351.
  • 5SHAYANY R, LE-NGOC T. All digital phase-locked loop: Concepts, design and applications[J], lEE Proceedings, 1989, 136(1): 53-56.
  • 6CHEN Mu-ping, CHEN Jan-ku, MURATA K, et al. Surge analysis of induction heating power supply with PLL[J]. IEEE Trans on Power Electronics, 2001, 16(5): 702-709.
  • 7WILLIAM C L, CHAK Ming-chie. A survey of digital phase-locked loops[J]. Proceedings of the IEEE, 1981, 69 (4): 410-431.
  • 8STEPHEN M W, TROUDET T. Digital phase-locked loop with jitter bounded[J]. IEEE Transactions on Circuits and Systems, 1989, 36(7): 980-986.
  • 9CHING Che-chung, CHEN Yi-le. An all-digital phase-locked loop for high-speed clock generation[J]. IEEE Journal of Solid-State Circuits, 2003.38(2): 347-351.
  • 10CAO Tai-qiang; XU Jian-pin; WU hao. Designing DSP based digital control DC motor system[J]. Power Electronics, 2008, 42(2): 73-77.

共引文献54

同被引文献13

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部