期刊文献+

基于量子元胞自动机容错反相器的设计 被引量:1

Design of Fault-Tolerant Inverters Based on Quantum Cellular Automatas
下载PDF
导出
摘要 分析了由线、反相器、扇出、择多逻辑门等量子元胞自动机组成的基本电路在工艺制造过程中可能存在的故障,基于块择多逻辑门的冗余结构设计思想,设计出具有容错能力的量子元胞自动机反相器,最后利用QCADesigner软件对位于不同输入输出点的极化值进行了仿真研究和验证。结果表明,所设计的反相器结构对称,输入与输出方式多样性,对元胞位移故障和元胞缺陷故障具有较好的容错能力,这将对构成更复杂的大规模QCA集成电路容错的研究具有一定的借鉴意义。 Faults in the process of basic circuits constitued by the wire, inveter, fanout, majority voter gates of the quantum cellular automata (QCA) were analyzed. Based on the idea of redun- dancy design of block majority voter gates, the inverter based on the quantum cellular automata with the fault tolerance was designed. The polarization values of different in-out dots were simu- lated and verified by QCADesigner. The results show that the designed inverter has the characteristics of the symmetry, diversity of in-out mode, good fault tolerance to the cell displacement fault and the cell omission fault, which is of great significance for the study of fault tolerance in the more complicated large-scale integrated circuits of QCAs.
出处 《微纳电子技术》 CAS 北大核心 2009年第8期457-459,488,共4页 Micronanoelectronic Technology
关键词 量子元胞自动机 容错 反相器 择多逻辑门 冗余 quantum cellular automata fauk tolerance inverter majority voter gate redundancy
  • 相关文献

参考文献11

  • 1SNIDER G, ORLOV A, AMLANI I, et al. Quantumdot cellular automat[C]//Microprocesses and Nanotechnology Conference. Yokohama, Japan, 1999: 90-91.
  • 2FROST S E, RODRIGUES A F, GIEFER C A, et al. Bouncing threads: merging a new execution model into a nanotechnology memory [C] //Proceedings of the IEEE Computer Society Annual Symposium on VLSI. 2003 : 19 - 25.
  • 3ITRS. International technology roadmap for semicondoctors [EB/OL]. [2009-03- 10]. http://www.itrs. net.
  • 4LENT C, TOUGAW P, POROD W, et al. Quantum cellular automata [J]. Nanotechnology, I993, 4 (1) : 49- 57.
  • 5LUSTH J. Balancing QCA logic gates under image charge neutralization [J].IEEE-NANO, 2002.. 347- 350.
  • 6ARMSTRONG C, HUMPHREYS W. The design of fault tolerant quantum dot cellular automata based logic [EB/OL]. (2003 - 03- 28) [2009 - 03 - 10].http://www.cambr.uidaho. edu/symposiums.
  • 7FIJANY A, TOOMARIAN B. New design for quantum dot cellular automata to obtain fault tolerant logic gates [J].Nanopartiele Research, 2001, 3 (1):27- 37.
  • 8WALUS K, DYSART T, JULLIEN G, et al. QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata [J]. IEEE Transactions on Nanotechnolugy, 2004, 3 (1): 26-31.
  • 9TOUGAW P, LENT C. Logical device implementation using quantum cellular automata[J]. Applied Physics, 1994, 75 (3):1818-1825.
  • 10LENT C, TOUGAW P. Lines of interacting quantum-dot cells: a binary wire[J].Appl Phys, 1993, 74 (10): 6227 - 6233.

同被引文献7

  • 1Ketan N Patel, Igor L Markov, John P Hayes. Evaluating circuit reliability under probabilistic gate- level fault models [C]. Proceedings of the Interna- tional Workshop on Logic and Synthesis, 2003: 59- 64.
  • 2Smita Krishnaswamy, George F Viamontes, Igor L Markov, et al. Accurate reliability evaluation and en- hancement via probabilistic transfer matrices[C]. De- sign, Automation and Test in Europe, 2005 : 282-287.
  • 3Bahar R I, Frohm E A, Gaona C M, et al. Algebraic decision diagrams and their applications [J] Formal Methods in System Design, 1997,10(2): 171-206.
  • 4Mehdi Baradaran Tahoori, Mariam Momenzadeh, Jing Huang, et al. Defects and faults in quantum cel- lular automata at nano scale [C]. 22nd IEEE VLSI Test Symposium, Napa Valley, California, 2004: 291- 296.
  • 5Tougaw P Douglas, Lent Craig S. Logical devices im- plemented using quantum cellular automata [J]J Ap- pl Phys, 1994,75(3): 1818-1825.
  • 6IbrahimWalid, Beiu Valeriu, Sulieman Mawahib Hussein. On the reliability of majority gates full adders I-J3. IEEE Transactions on Nanotechnology, 2008,7(1): 56-67.
  • 7夏银水,裘科名.基于量子细胞自动机的数值比较器设计[J].电子与信息学报,2009,31(6):1517-1520. 被引量:17

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部