期刊文献+

可重构系统功耗相关的硬件任务调度算法 被引量:1

Energy-Efficient Hardware Task Scheduling Algorithm for Reconfigurable Systems
下载PDF
导出
摘要 面向可重构系统,提出了一种功耗相关的硬件任务调度算法(Energy-Efficient Hardware Task Schedu-ling,EEHTS)。动态电压调整(Dynamic Voltage Scaling,DVS)技术通过在软件任务运行时动态改变CPU的运行电压而降低系统功耗。类似地,EEHTS算法在硬件任务调度时动态改变FPGA的工作频率,达到降低功耗的目的。模拟实验结果表明,EEHTS算法在不影响硬件任务截止期要求的前提下,可以有效降低系统功耗。 EEHTS (Energy-Efficient Hardware Task Scheduling) ,an on-line hardware task scheduling for reconfigurable system, is proposed. Similar to DVS (Dynamic Voltage Scaling)which dynamically changes CPU voltage to reduce energy consumption, EE- HTS changes the working frequency of FPGA in hardware task scheduling to achieve the same goal. Experimental results show that the algorithm presented can significantly reduce energy consumption without affecting the deadline of hardware task.
出处 《单片机与嵌入式系统应用》 2009年第9期14-17,共4页 Microcontrollers & Embedded Systems
基金 国家科技部863计划资助项目(2008AA01Z150)
关键词 可重构系统 硬件任务调度 功耗管理 FPGA reconfigurable system hardware tasks scheduling powermanagement FPGA
  • 相关文献

参考文献6

  • 1Marescaux T, Mignolet J Y, Bartic A. Networks on chip as hardware components of an OS for reconfigurable system [C]. Proceedings of the 13th International Conference on Field Programmable Gate Array, 2003:595 -605.
  • 2周博,王石记,邱卫东,彭澄廉.SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J].计算机学报,2006,29(2):208-218. 被引量:31
  • 3Xilinx Inc. Virtex RM 2.5V FPGA Complete Data Sheet (all four Modules)[OL]. (2002 -02 - 15). http://www. xilinx.com.
  • 4Choi S,Jang J W,Mohanty S, et al. Domain-Specific Modeling or Rapid System-Wide Energy Estimation of Reconfigurable Architectures[C]. Proceeding of Engineering of Reconfigurable Systems and Algorithms,2002.
  • 5Bazargan K, Kastner R, Sarrafzadeh M. Fast template placement for reconfigurable computing systems[J]. IEEE Design and Test of Computers, 2000, 17:68 -83.
  • 6Stallings William.操作系统内核与设计原理[M].魏迎梅,等译.4版.北京:电子工业出版社,2002:233-234.

二级参考文献17

  • 1Lee E..Overview of the Ptolemy Project.Technical Memorandum UCB/ERL M03/25,University of California,Berkeley,CA,USA,2003.
  • 2Alexander P.,Kong C..Rosetta:Semantic support for model centered systems level design.Computer,2001,34(11):64~70.
  • 3Andrews D.,Niehaus D..Programming models for hybrid FPGA-CPU computational components:A missing link.IEEE Transactions on Micro,2004,24(4):42~53.
  • 4Walder H.,Platzner M..Reconfigurable hardware operating systems:From design concepts to realizations.In:Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA'03),Las Vegas(NV),USA,2003.
  • 5The ISO POSIX Working Group.ISO/IEC 9945:2002 POSIX Standard,2002.
  • 6Donthi S.,Haggard R.L..A survey of dynamically reconfigurable FPGA devices.In:Proceedings of the 35th Southeastern Symposium on System Theory,Morgantown,West Virginia,USA,2003,422~426.
  • 7Kwork Y.K.,Ahmad I..Dynamic critical-path scheduling:An effective technique for allocation task graphs to multiprocessors.IEEE Transactions on Parallel and Distributed System,1996,7(5):506~521.
  • 8Karthikeya M.,Purna G.,Bhatia D..Temporal partitioning and scheduling data flow graphs for reconfigurable computers.IEEE Transactions on Computer,1999,48(6):579~590.
  • 9Cormen T.H.,Leiserson C.E..Introduction to Algorithms.Cambridge,MA:The MIT Press,2001,1043~1054.
  • 10Kar R.P..Implementing the rhealstone real-time benchmark.Dr.Dobb's Journal,1990,15(4):46~55.

共引文献30

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部