期刊文献+

一种基于分支定界和表调度的SoC设计方案搜索算法 被引量:1

A SoC Design Exploration Algorithm Based on Branch-and-Bound and List Scheduling
原文传递
导出
摘要 电子系统日趋复杂,需要采用自动化的方法来寻找最优的设计方案.提出了一种基于分支定界和表调度的片上系统(SoC)设计方案搜索算法.该算法分3个层次,前2个层次分别对模块的选择与共享方案采用分支定界法进行严格搜索,最后采用表调度方法进行任务调度.算法考虑任务的多种实现方式,并且充分搜索模块共享的可能.对多种不同规模的任务图进行了测试,并与现有方法进行了对比.结果表明,对于中小规模的系统设计,该算法能够在较短的时间内找到表调度策略下的最优方案. As the electronic systems got more and more complicated, automatic design methods are needed to find the best solution. A design exploration algorithm based on branch-and-bound and list scheduling is proposed. The algorithm has architecture of three stages. At the first and second stage the module selection and sharing schemes are explored by the branch-and-bound method, while the list scheduling method is used to schedule the tasks in the third stage. Multiple module choices for the tasks are considered, and all the module sharing possibilities are fully explored. Several tests have been made for various task graphs of different scales. The performance of this algorithm is compared with those existing methods. The results indicate that for systems of small or medium scale with the list scheduling strategy the proposed algorithm can find the best solution in a short time.
出处 《复旦学报(自然科学版)》 CAS CSCD 北大核心 2009年第4期417-422,共6页 Journal of Fudan University:Natural Science
关键词 片上系统 模块选择 资源共享 调度 分支定界 设计自动化 system on chip module selection resource sharing scheduling branch-and-bound design automation
  • 相关文献

参考文献11

  • 1Dick R P, Jha N K. MOGAC: A multi-objective genetic algorithm for hardware-software co-synthesis of distributed embedded systems [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998,17(10) : 920-935.
  • 2郑赟,黄国勇.通过遗传算法进行系统级软硬件划分[J].计算机辅助设计与图形学学报,2002,14(8):731-734. 被引量:12
  • 3Abdelhalim M B, Salama A E, Habib S E D. Hardware software partitioning using particle swarm optimization technique [C] /// The 6th International Workshop on System on Chip for Real Time Applications. Cairo: IEEE Circuits and Systems Society, 2006: 189-194.
  • 4Chatha K S, Vemuri R. Hardware-software partitioning and pipelined scheduling of transformative applications[J]. IEEE Transactions on Very Large Scale Integration Systems, 2002,10(3): 193-208.
  • 5盛蓝平,林涛.采用启发式分支定界的软硬件划分[J].计算机辅助设计与图形学学报,2005,17(3):414-417. 被引量:6
  • 6Sun W, Wirthlin M J, Neuendorffer S. FPGA pipeline synthesis design exploration using module selection and resource sharing [J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007,26(2): 254-265.
  • 7Gary M R, Johnson D S. Computers and intractability: A guide to the theory of np-eompleteness[M]. New York: W. H. Freeman &Co Ltd, 1979.
  • 8Rardin R L. Optimization in operations research [M]. Englewood Cliffs.. Prentice Hall, 1997.
  • 9Topcuoglu H, Hariri S, Wu 1VL Performance-effective and low-eomplexity task scheduling for heterogeneous computing [J].IEEE Transaction on Parallel and Distributed Systems, 2002, 13 (3): 260-274.
  • 10de Micheli G. Synthesis and optimization of digital circuits [M]. New York: McGraw-Hill, 1994.

二级参考文献6

  • 1Balarin Felice, Chiodo Massimiliano, Giuston Paolo, et al. HardwareSoftware CoDesign of Embedded Systems The POLIS Approach [M]. New York: Kluwer Academic Publishers, 1997
  • 2Melhorn K. Graph Algorithm and NPCompleteness[M]. New York: SpringerVerlag, 1977
  • 3Chatha Karam S, et al. Hardwaresoftware partitioning and pipelined scheduling of transformative applications[J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems, 2002, 10(3): 192~208
  • 4Sanchez F. Loop pipelining with resource and timing constraints[OL]. Http://citeseer.ist.psu.edu/context/657525/0
  • 5Petru Eles,Zebo Peng,Krzysztof Kuchcinski,Alexa Doboli. System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search[J] 1997,Design Automation for Embedded Systems(1):5~32
  • 6郑赟,黄国勇.通过遗传算法进行系统级软硬件划分[J].计算机辅助设计与图形学学报,2002,14(8):731-734. 被引量:12

共引文献15

同被引文献5

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部