期刊文献+

DC-DC低功耗限流电路的设计 被引量:3

Design of a Low Power DC-DC Current-Limiting Circuit
下载PDF
导出
摘要 设计了一种用于升压型DC-DC转换器的限流电路,可以防止芯片内部的功率开关管遭受大电流的冲击。该电路把电流流过开关管产生的压降与参考电流流过参考管产生的压降相比较,输出电流限制信号,克服了传统限流电路功耗大等缺陷。还设计了一种低功耗的动态参考电流源,其软启动功能能够减小输出电压的过冲。Spectre仿真结果表明,限流电路有效限制了开关管的最大电流,满足设计要求。 A current-limiting circuit which can prevent the power switch on the chip from being under attack of high-current was designed for boost DC-DC converter. The circuit supplies the current-limiting signal by comparing the voltage drop of switch MOS with the voltage drop of reference MOS. A lossless current reference having changeable current value was also designed. The soft-start circuit can reduce the overshoot of the output voltage. The Spectre simulating result shows that the current-limiting circuit limits the maximum current effectively. This current-limiting circuit can meet the design requirements.
出处 《半导体技术》 CAS CSCD 北大核心 2009年第9期915-918,共4页 Semiconductor Technology
基金 沈阳市技术创新开发研究计划(1053125-1-13)
关键词 限流电路 DC-DC 软启动 低功耗 current-limiting circuit DC-DC soft-start low power
  • 相关文献

参考文献6

二级参考文献25

  • 1王红义,来新泉,李玉山.减小DC-DC中斜坡补偿对带载能力的影响[J].Journal of Semiconductors,2006,27(8):1484-1489. 被引量:17
  • 2[2]Ma Hongbo,Feng Quanyuan.Design of a High Performance BICMOS Voltage Comparator for DC-DC Converter Applications[C]//IEEE International Conference on Communications,Circuit and System Proceedings 2006,June 25-28,Volume IV,page(s) 2226-2229.
  • 3[5]Reddy,S.Rama.Fundamentals of power electronics[M].(second edition).Boca Raton:CRC Press; Narosa Pub.House,c2000.page(s):440-441.
  • 4[6]比查德·拉扎维.模拟CMOS 集成电路的设计[M].西安交通大学出版社,2003.
  • 5[7]Vatche Vorperian.Simplified Analysis of PWM Converters Using Model of PWM Switch[J].IEEE Transactions on Aerospace and Electronic Systems,May 1990,26(3):490-496.
  • 6[9]GRAY PAUL R,HURST PAUL J,LEWIS STEPHEN H.Analysis and Design of Analog Integrated Circuits[M].Higher education press:440-451,202-205.
  • 7[10]Ridley Raymond B.A New Small-Signal Model for Current-Mode Control[D].Ph.D.Dissertation of Virginia Polytechnic Institute and State University.1990.
  • 8[11]Lee C F and Mok P K T.A Monolithic Current-Mode CMOS DC-DC Converter with on-Chip Current-Sensing Technique[J].IEEE Journal of Solid-State Circuits,Jan.2004,39(1):3-14.
  • 9Penzin S H,Crain W R,Crawford K B,et al. The SEU pulse width modulation controllers with soft start and shutdown circuits. Radiation Effects Data Workshop, IEEE, Issue, 1997 : 73.
  • 10Texas Instruments. Low-input voltage-mode synchronous buck controller. [Online] Available: http..//focus, ti. com. cn/cn/lit/ ds/symlink/tps40001, pdf.

共引文献31

同被引文献19

  • 1马红波,冯全源.一种低功耗、高性能BICMOS DC-DC限流电路的设计[J].华中科技大学学报(自然科学版),2007,35(S1):49-53. 被引量:7
  • 2RAZAVI B. Design of analog CMOS and integrated circuit[M].New york:McGraw-Hill Companies.Inc,2001.
  • 3陈星弼.功率MOSFET与高压集成电路[M]{H}南京:东南大学出版社,1999.
  • 4HASTINGS A. The art of analog layout[EB/OL].http://ishare.iask.sina.com.cn/download/explain,php? fileid =23642209,2013.
  • 5LAI X Q,ZENG H L,YE Q, et al. Design of highSemicond, 2010, 31(11): 1150051-1150055.
  • 6TOMISLAV P, TONI B,ZELJKO B. Simplifiedaveraged models of dc-dc power converters suitable forcontroller design and microgrid simulation [J]. IEEETrans Power Elec,2013, 28(7) : 3266-3275.
  • 7AKIHIKO K, YUICHI S. Design taking inductiveload into consideration on a PFC CV/CC AC powersupply having variable capacitance devices [ C] //ICRERA. Nagasaki, Japan. 2012- 6477428.
  • 8REZA B,BIZHAN R,REZA Z M, et al. Designingan adjustable wide range regulated current source [J].IEEE Trans Power Elec, 2010 , 25(1) : 197-208.
  • 9ZHANG Z L, FU J Z,LIU Y F, et al. Adaptivecurrent source drivers for efficiency optimization ofhigh-frequency synchronous buck converters [ J ].IEEE Trans Power Elec, 2012,27(5) : 2462-2470.
  • 10李晓骏,刘诗斌,张慕辉,禄坡远.一种用于Boost芯片的新型限流电路[J].微电子学,2008,38(3):428-430. 被引量:1

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部