期刊文献+

片上网络FIFOs的内建自测试方法研究 被引量:22

Research on BIST test method for network-on-chip FIFOs
下载PDF
导出
摘要 片上网络是对微系统芯片的传统片上互连结构的统一和发展,一种新的集成电路设计技术只有在它的测试技术发展完善后才能被广泛使用。首先建立了片上网络路由器FIFOs的功能模型,在此基础上,提出了一种基于可测性设计技术并且具有线性计算复杂度O(n)的FIFOs测试算法,论述了一种新颖的复用片上网络、共享内建自测试(BIST)结构对片上网络路由器FIFOs并行测试的方法。实验数据分析表明这种测试方法具有较高的故障覆盖率、较小的测试时间和片上资源开销。 Network-on-chip has recently emerged as a unification of current trends of on-chip data communication infrastructure for complex system-on-chip. Any new design methodology will only be widely adopted if it is complemented by efficient test mechanism. In this paper, we describe the functional model of FIFOs used in NoC routers and propose a novel FIFOs test algorithm based on design for testing technique to reduce the test complex- ity to O(n). We discuss a method of progressive reuse of the on-chip network to transport test data and sharing built-in self-test circuit to test the router FIFOs under test. Experiment results show that the method has the advantage of high fault coverage, short test time and low chip area overhead.
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2009年第8期1768-1772,共5页 Chinese Journal of Scientific Instrument
基金 中国教育部"新世纪优秀人才支持计划"(NCET-05-0804) 国家建设高水平大学公派研究生项目资助
关键词 微系统芯片 片上网络 FIFOs 内建自测试 可测性设计 system-on-chip network-on-chip FIFO built-in self-test design for testing
  • 相关文献

参考文献9

  • 1LFF H G, CHANG H, OGRAS U Y, et al. On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches[J]. ACM Transactions on Design Automation of Electronic Systems, 2007,12(3):ART23.
  • 2GRECU C, PANDE P, WANG B SH. Methodologies and algorithms for testing switch-Based NoC interconnects [C]. Proceedings of the 2005 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005:201-209.
  • 3VAN DE GOOR, A J, ZORIAN Y. Faults models and tests for ring address type FIFOs[J]. IEEE Design & Test of Computer, 1994,10(2):300-305.
  • 4ADAMS R D. High performance memory testing design principles, fault modeling and self-test[M]. Kluwer Academic Publisher, 2003:127-149.
  • 5谢永乐,孙秀斌,王玉文,胡兵,陈光.数字集成电路的混合模式内建自测试方法[J].仪器仪表学报,2006,27(4):367-370. 被引量:13
  • 6DEKKER R, BEENKER F, THIJSSEN L. A realistic self-test machine for static random access memories[J]. IEEE Trans. On Computers, 1990,9(6):567-572.
  • 7NADEAU-DOSTIE B, SILBURT A, AGARWAL W K. Serial interfacing for embedded-memory testing[J]. IEEE Design & Test of Computer, 1990,7(2):52-63.
  • 8JONE W B, HUANG D C, WU S C. An efficient BIST method for distributed small buffers[J]. IEEE Trans. On VLSI System, 2002,10(4):512-515.
  • 9DUATO J, YALAMANCHILI S, NI L. Interconnection networks-An engineering approach[M]. Morgan Kluwer Publishers, 2003:49-52.

二级参考文献3

  • 1肖国镇.伪随机序列及其应用[M].北京:国防工业出版社,1985..
  • 2布莱赫R E.数字信号处理的快速算法.肖先赐译.北京:科学出版社,1992.
  • 3TOUBA N A,McCLUSKEY E J.Bit-fixing in pseudorandom sequences for scan BIST.IEEETransaction on Computer-aided Design,2001,20(4):545-555.

共引文献12

同被引文献201

引证文献22

二级引证文献76

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部