期刊文献+

甚高频信号源的设计 被引量:1

Design of UHF Carrier
下载PDF
导出
摘要 为了给小型信标模拟器提供甚高频载波,利用锁相环(phase loop lock,PLL)频率合成原理,使用集成锁相频率合成器ADF4360-8设计甚高频(ultra high frequency,UHF)信号源,详述了电路的硬件设计,简要介绍了软件设计。实验结果表明,频率误差小于±0.002%,达到了预期的技术指标。 In order to provide UHF carrier for small navigation simulator, an integrated phase -locked frequency synthesizer ADF4360 - 8 was used to design UHF carrier signal source based on the theory of PLL. The hardware circuit was designed and the software was introduced. The experiment results show that the frequency error of margin is less than 0.002% ,which indicates that the design meets the technical specifications.
出处 《武汉理工大学学报(信息与管理工程版)》 CAS 2009年第4期533-535,共3页 Journal of Wuhan University of Technology:Information & Management Engineering
关键词 UHF载波 锁相频率合成器 UHF信号源 UHF carrier integrated PLL synthesizer UHF Carrier signal source
  • 相关文献

参考文献10

  • 1马存宝.民航通信导航与雷达[M].西安:西北工业大学出版社,2006:21-35.
  • 2张肃文.高频电路原理与分析[M].北京:人民教育出版社,2005:45-52.
  • 3张厥胜.锁相与频率合成技术[M].成都:电子科技大学出版社,2006:12-28.
  • 4加德纳.锁相环技术[M].姚剑清,译.北京:人民邮电出版社,2007.
  • 5远坂俊昭.锁相环电路设计与应用[M].北京:科学出版社,2006.
  • 6Analog Devices Int . Integrated synthesizer and VCO ADF4360-S REV A [DB/OL]. [2009 -01 - 29 ].//www. analog, com.
  • 7Analog Devices Int. ADF4360 evaluation board software REV 2.0 [ DB/OL ]. [ 2009 - 01 - 29 ].//www. analog. com.
  • 8BANERJ E E D. PLL performance, simulation, and de2 sign[M]. [S. l. ] :[s.n. ] ,2003:42-60.
  • 9Analog Devices Int. Charge pump saturation effects in PLL frequency synthesizers, DN005 [ DB/OL ]. [ 2009 - 01 - 29 ].//www. analog, com.
  • 10Coilcraft Inc. WBC1 - 1TLC wideband RF transformer coilcraft inc. document 425 - 1 [ DB/OL ]. [ 2009 - 01 - 29 ].//www. eoileraft, eom.

共引文献9

同被引文献12

引证文献1

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部