期刊文献+

面积与功耗优化的NoC映射方法 被引量:2

Area and Power Aware in Network on Chip Mapping
原文传递
导出
摘要 随着半导体工艺的进步和SoC技术的不断完善,产生了借鉴并行计算和计算机网络设计思想的NoC概念。针对NoC的不规则2D Mesh拓扑结构,提出了综合考虑功耗与面积的最优化映射模型,提高了运行效率。并且用模拟退火算法对3个多媒体播放器实例进行了模拟。实验结果表明,不规则Mesh相对于规则Mesh的拓扑结构,面积减小了75%,功耗减小了60%。同时与其它算法相比,平均耗时减小了90%。 With the development of semiconductor technology and SoC technology, the concept of NoC, which draws on the idea of parallel computing and computer network design, comes into being. We propose an optimization mathematical model for 2D irregular Mesh topology. It is aware of area and power consumption and improves the efficiency of the mapping algorithm. And three benchmarks of video decoders are optimized by simulated annealing algorithm. The simulation results demonstrate that irregular Mesh can provide up to 75% reduction in area and up to 60% power savings. In addition, the average time-consuming of this algorithm reduces 90% compared with other algorithms.
出处 《武汉理工大学学报》 CAS CSCD 北大核心 2009年第18期164-167,共4页 Journal of Wuhan University of Technology
基金 国家自然科学基金(60572015) 国家大学生创新计划项目(091049731)
关键词 NOC 映射 MESH 模拟退火 NoC mapping Mesh simulated annealing
  • 相关文献

参考文献3

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2Hangsheng Wang, Xinping Zhu, Li-Shiuan Peh, et al. Orion: A Power-Performance Simulator for Interconnection Networks[ C]//Proceedings of MICRO 35, Istanbul, Turkey, 2002.294-305.
  • 3Murali, S Meloni, P Angiolini, et al. Designing Application-Specific Networks on Chips with Floorplan Information [ C]//Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, CA, 2006. 355-362.

二级参考文献27

  • 1J S Kim,M B Taylor,J Miller et al.Energy characterization of a tiled architecture processor with on-chip networks[C].In:Proc of the International Symposium on Low Power Electronics and Design,2003: 424-427.
  • 2D Shin,J Kim.Power-aware communication optimization for networks-on-chips with voltage scalable links[C].In:CODES+ISSS 04, 2004-09:8-10.
  • 3S Sahni,T Gonzales.P-complete approximation problems[J].J ACM,1976;23:555-565.
  • 4L Benini,G D Micheli.Powering networks on chips-energy-efficient and reliable interconnect design for SoCs[C].In:ISSS 01,2001,Montreal, Quebec, Canada, 2001.
  • 5N Eisley,L-S Peh.High-level power analysis for on-chip networks[C].In: CASES 04, Washington, DC, USA, 2004: 22-25.
  • 6T Simunic,S Boyd.Managing power consumption in networks on chips[C].In:Proc of Design,Automation,and Test in Europe,2002:110-116.
  • 7J Kim,M Horowitz.Adaptive supply serial links with sub-1V operation and per-pin clock recovery[C].In:Proc of the International Solid-State Circuits Conference ,2002.
  • 8L Shang,L-S Peh,N K Jha.Dynamic voltage scaling with links for power optimization of interconnection networks[C].In :Proc of International Symposium on High-Performance Computer Architecture,2003.
  • 9V Soteriou, L-S Peh.Dynamic power management for power optimization of interconnection networks using on/off links[C].In:Proc of Symposium on High Performance Interconnects,2003:15-20.
  • 10F Worm,P Ienne,P Thiran et al.An adaptive low power transmission scheme for on-chip networks[C].In:Proc of the International System Synthesis Symposium,2002:92-100.

共引文献13

同被引文献17

  • 1刘祥远,陈书明.一种低延迟低功耗的片上全局互连方法[J].Journal of Semiconductors,2005,26(9):1854-1859. 被引量:2
  • 2BENINI L, MICHELI D G. Networks on chip: a new paradigm for systems on chip design [C]//Proc. of Design Automation and Test in Europe. [S. l. ]: DATE, 2002: 418-419.
  • 3DALLY W J, TOWELS B. Route packets,not wires: on- chip inter connection networks [C]//Proceedings of Design Automation Conferences [S. l. ]. DAC, 2001: 684-689.
  • 4KIM J S, TAYLOR M B, MILJER J. ,et al. Energy characterization of a tiled architecture processor with on-chip networks [C]//Proc. of International Sym Posium on Low Power Electronics and Design. [S. l. ]: [ s. n. ], 2003 424-427.
  • 5OGRAS U Y, HU J, MARCULESCU R. Key research problems in NoC design: a holistic perspective [C]//Proceedings of the International Conference on Hardware/Software Code Sign and System Synthesis. [S. l. ]: [s. n. ], 2005.
  • 6HOROWITZ M, DALLY W. How scaling will change processor architecture [C]// Proceedings of 2004 IEEE International Solid-State Circuits Conference. CA, USA: IEEE, 2004,1: 132-133.
  • 7YE T. On-chip multiprocessor communication network design and analysis [D]. USA: Stanford University, 2003.
  • 8DALLYW J, TOWLES B. Route packets, net wires: onchip inter-connection net works[C]// Proceedings of the 38th Design Automation Conference. New York, NY, USA: ACM Press, 2001.
  • 9VOLLSET E, ZHILCHELVAN P. A survey of reliable broad cast protocols for mobile ad2hoc networks, CS2TR2792. U2 [R]. [S. l. ]: University Of Newcastle Upon Tyne, 2003.
  • 10Randu Marculescu. Outstanding Research Problem in NoC Design: System, Microarchitecture, and Circuit Perspectives [J]. Computer-Aided Design of Integrated Circuits and Systems,2009, 28(1):3-21.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部