期刊文献+

基于矩的无乘法离散傅立叶变换

Multiplierless discrete Fourier transform based on moments
下载PDF
导出
摘要 提出了一种无乘法实现离散傅立叶变换(DFT)的新算法:通过模运算和泰勒展开,把DFT的计算转化为离散矩和常系数乘积的形式;然后,通过在二进制系统中进行比特运算和移位运算,把浮点乘积转化为定点的整数加法。离散矩可由全加法实现,因此新算法只涉及整数加法和移位运算。此外,为该算法设计出脉动阵列VLSI结构,并和现有结构进行了对比分析。分析结果表明新结构不涉及乘法运算,节约了硬件资源,加快了运算速度。该方法也可以推广到其他离散变换的计算。 A novel algorithm to perform Discrete Fourier Transform (DFT) multiplierlessly was proposed. First, by modular mapping and tnmcating Taylor series expansion, the DbT was expressed in the form of the product of the constants and discrete moments. Second, by performing appropriate bit operations and shift operations in binary system, the product could be transformed to some additions of integers. The proposed algorithm only involved integer additions and shifts because the discrete moments could be computed only by integer additions. The systolic VLSI was designed to perform the new algorithm, followed by complexity analysis. Compared with the state-of-the-art systolic structure, the proposed design was multipliedess and easier to implement with less hardware and time. The approach was also applicable to other discrete transforms.
出处 《通信学报》 EI CSCD 北大核心 2009年第9期122-127,共6页 Journal on Communications
基金 国家自然科学资金资助项目(60672060) 高等学校博士点基金资助项目(20070487062)~~
关键词 离散傅立叶变换 无乘法 脉动阵列VLSI moments discrete Fourier transform multiplierless systolic VLSI
  • 相关文献

参考文献17

  • 1BLAHUT R. Fast Algorithms for Digital Signal Processing[M]. Addison-Wesley, Reading, MA,1984.
  • 2COOLEY J, TUKEY J. An algorithm for machine computation of complex Fourier series[J]. Mathematics of Computation, 1965, 19(4): 297-301.
  • 3DUHAMEL E Algorithms meeting the lower bounds on the multiplicative complexity of length-2 DFT's and their connection with practical algorithms[J]. IEEE Transactions Acoustics, Speech, and Signal Processing, 1990, 38(9): 1504-1511.
  • 4YEH W, JEN C. High-speed and low-power split-radix FFT[J]. IEEE Transactions on Signal Processing, 2003, 51(3): 864-874.
  • 5NASH J. A high performance scalable FFT[A]. Proceedings of 2007 Wireless Communications and Networking Conference[C]. Hong Kong: IEEE, China, 2007.2367-2372.
  • 6LI H, YAN C, PENG W. Double factors algorithm for computing DFT[A]. Proceedings of International Conference on Image Analysis and Signal Processing[C]. Taizhou: IEEE, China, 2009.133-137.
  • 7KUNG H, LEISERSON C. Systolic arrays (for VLSI)[A]. Symposium on Sparse Matrix ComputationstC]. Gleneden Beach: IEEE, 1978. 256-282.
  • 8HE S, TORKELSON M. A systolic array implementation of common factor algorithm to compute DFT[A]. Proceedings of International Symposium on Parallel Architectures, Algorithms and Networks[C]. Kanazawa, Japan,1994. 374-381.
  • 9CHU E, GEORGE A. Inside the FFT Black Box[M]. Boca Raton, FL:CRC Press, 2000.
  • 10YANG Z, HU Y, PAN C, YANG L. Design of a 3780-point IFFT processor for TDS-OFDM[J]. IEEE Transactions on Broadcasting, 2002, 48(1):57-61.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部