期刊文献+

适用于准循环LDPC码译码器的新型循环移位置换结构设计

Design of Novel Cyclic Shift Permutation Structure for Quasi-Cyclic LDPC Codes Decoder
下载PDF
导出
摘要 循环移位置换单元是准循环LDPC码的部分并行译码器的重要组成部分。该文研究并证明了Reverse Banyan交换结构在实现信息循环移位时各个基本交换单元的连接规律。基于该规律设计了基于可预置选路算法的无阻塞循环移位置换结构。相比Benes交换结构和Reverse Banyan交换结构,提高了信息循环移位交换的速率,且占用较少的硬件资源和面积。最后设计了一个出线转换单元,该单元适用于各种循环移位交换结构。 Cyclic shift permutation structure is an important part of partial parallel decoder for quasi-cyclic LDPC codes. When the information is exchanged, a connecting law of basic switch units in Reverse Banyan network is researched and proved. Then a nonblocking permutation structure based on presetting routing algorithm for cyclic shift is designed. Compared with Benes exchange structure and Reverse Banyan exchange structure, the novel structure increases the exchange speed for information cyclic shift and occupies less hardware resource and area. Finally, an output converting unit is designed, which is adaptable for all kinds of switch structures.
出处 《电子与信息学报》 EI CSCD 北大核心 2009年第9期2148-2151,共4页 Journal of Electronics & Information Technology
关键词 准循环LDPC码 置换结构 Banyan网络 循环移位 Quasi-cyclic LDPC codes Permutation structure Banyan network Cyclic shift
  • 相关文献

参考文献11

  • 1Fossorier M P C. Quasi-cyclic low-density parity-check codes from circulant permutation matrices[J]. IEEE Transactions on Information Theory, 2004, 50(4): 1788-1793.
  • 2Darabiha A, Carusone A C, and Kschischang F R. Block-interlaced LDPC decoders with reduced interconnect complexity[J]. IEEE Transactions on Circuits System Ⅱ: Express Briefs, 2008, 55(1): 74-78.
  • 3Yang S, Marjan K, and Joseph R C. VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes[C]. IEEE ISCAS 2007, New Orleans, USA, May 27-30, 2007: 2104-2107.
  • 4Mansour M M and Shanbhag N R. A 640-Mb/s 2048-bit programmable LDPC decoder chip[J]. IEEE Journal of Solid-State Circuits, 2006, 41(3): 634-698.
  • 5Masera G, Quaglio F, and Vacca F. Implementation of a flexible LDPC decoder[J]. IEEE Transactions on Circuits System Ⅱ: Express Briefs, 2007, 54(6): 542-546.
  • 6Quaglio F, Vacca F, Castellano C, Tarable A, and Masera G. Interconnection framework for high-throughput, flexible LDPC decoders[C]. Proceedings Design Automation and Test in Europe, Munich, Germany, 2006, 2: 6-10.
  • 7Liu C H, Lin C C, Chang H C, Lee C Y, and Hsu Y S. An LDPC decoder chip based on self-routing network for IEEE 802.16e applications[J]. IEEE Journal of Solid-State Circuits, 2008, 43(3): 684-694.
  • 8Brack T, Alles M, and Lehnigk-Emden T, et al.. A survey on LDPC codes and decoders for OFDM-based UWB systems[C]. IEEE VTC-spring 2007, Dublin, Ireland, April 22 25, 2007: 1549-1553.
  • 9Mansour M M. A Turbo-decoding message-passing algorithm for sparse parity-check matrix codes[J]. IEEE Transactions on Signal Proceeding, 2006, 54(11): 4376-4392.
  • 10Goke L and Lipovski G. Banyan network for partitioning multiprocessor systems[C]. Proceedings of 1st annual symposium Computer architecture, New York, USA, 1973: 21-30.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部