期刊文献+

基于FPGA的语音识别SoC系统解决方案 被引量:2

An Speech Recognition SoC Solution Based on FPGA
下载PDF
导出
摘要 基于Actel CoreMP7低成本SoC开发验证平台,完成了以ARM7为核心控制器、马氏距离计算专用电路(MSAC)为协处理器的语音识别SoC的设计与验证。实验结果表明,该SoC系统在Actel ProASIC系列FPGA M7A3P1000上综合实现后,约占用M7A3P1000总资源的39.18%及1KB片内SRAM,完成整个语音识别算法性能比S3C44B0x(ARM7)平台上定点C程序提高了49.78%,充分证明了CoreMP7平台用于SoC设计的可行性和便捷性,以及主处理器配合硬件加速协处理器架构在信号处理领域的优势。 A speech recognition SoC which consists of ARM7-TDMI core and a co-processor called MSAC (Mahalanobis Distance Calculation Module) on an Actel coreMP7 based on low-cost SoC development platform is implemented. The whole SoC system consumes 39.18 percent of the total FPGA resources and IKB-chip SRAM when synthesizing on the Actel ProASIC series FPGA M7A3P1000. The performance of the whole speech recognition flow on the SoC is improved 49.78 percent compared to the fixed point program on S3C44BOx, which proves the possibility and efficiency of CoreMP7 platform, and the advantage of combining main processor and hardware co-processors in the field of signal processing.
出处 《电声技术》 2009年第10期32-34,38,共4页 Audio Engineering
关键词 FPGA ARM7 语音识别 SOC FPGA ARM7 speech recognition SoC
  • 相关文献

参考文献6

  • 1Actel Corporation. CoreMP7 development kit users guide [EB/OL]. ( 2006 -07-12) [2009 -01 - 15].http://www.actel.com/ techdocs/manuals/defauh.aspx.
  • 2Actel Corporation. CoreMP7 datasheet [EB/OL]. (2006- 04-15)[2009-02-10]. http://www.actel.com/techdocs/ds/ip. aspx.
  • 3李鹏,智强,董明,梁维谦,刘润生.嵌入式语音识别Mahalanobis距离计算模块[J].清华大学学报(自然科学版),2008,48(7):1202-1204. 被引量:2
  • 4ARM Corporation. AMBA2.0_specification[EB/OL]. (1999- 06-05) [2009-05-11 ]. http ://www.infocenter.arm.com/help/ index.jsp.
  • 5Actel CorporatiorL CoreMP7 bridge datasheet[EB/OL]. (2006-02-08) [2009-04-2011. http://www.actel.com/techdocs/ds/ ip.aspx.
  • 6智强,李鹏,董明,梁维谦,刘润生.基于硬件加速模块的嵌入式语音识别系统解决方案[J].电子技术应用,2008,34(8):31-33. 被引量:3

二级参考文献11

  • 1陈方,高升.语音识别技术及发展[J].电信科学,1996,12(10):54-57. 被引量:26
  • 2杨之佐,董明,刘加,刘润生,孙旭东.语音识别SoC UniLite的系统设计[J].计算机工程,2006,32(21):197-199. 被引量:2
  • 3DONG Ming, LIU Jia, LIU Runsheng. Speech interface ASIC of SOC architecture for embedded application [C]// ICSP' 02. Piscataway, NJ : IEEE Press, 2002 : 402 - 405.
  • 4HUANG Xuedong. Spohen Language Processing: A Guide to Theory, Algorithm, and System Development [M]. Upper Saddle River, NJ: Prentice Hall PTR, 2001.
  • 5Hennessy J L, Patterson D A. Computer Architecture: A Quantitative Approach [M]. Third Edition. Burlington, MA, USA: Elsevier Science, 2004.
  • 6Ciletti M D. Advanced Digital Design With the Verilog HDL [M]. Boston, MA, USA: Prentice Hall, 2005.
  • 7RABINER L R.A tutorial on hidden markov models and selected applications in speech recognition[J].IEEE transactions, Speech Audio Processing, 1989,77(2) : 257-285.
  • 8DONG Ming, LIU Jia, LIU Runsheng.Speech interface ASIC of SOC architecture for embedded application[C].IC SP'02, Piscataway, 2002,402-405.
  • 9HAN Ke,DENG Zhong Liang,SHU Qiong.Verification of AMBA Bus Model Using SystemVerilog[C].Electronic Measurement and Instruments, 2007.ICEMI'07.Sth International Conference, Aug. 16-July 18,2007,1-776-1-780.
  • 10LIN Shun Chieh,WANG Jia Ching, WANG Jhing Fa.An ARM-Based System on a Programmable Chip Architecture for Spoken Language Translation[J].Circuits and Systems Ⅱ Express Briefs, IEEE Transactions, 2007,54(9) : 765-769.

共引文献3

同被引文献8

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部