期刊文献+

一种基于TRC-LFSR结构的二维测试向量压缩设计

Design of the 2-dimensional test patten compression based on TRC-LFSR structure
下载PDF
导出
摘要 基于扭环计数器TRC和线性反馈移位寄存器LFSR,提出了一种可实现二维测试向量压缩的测试向量生成器.采用基于TRC的测试集嵌入技术实现测试向量集的垂直压缩,利用LFSR重播种技术实现测试向量集的水平压缩,从而显著地减少确定性测试向量集的长度和宽度.理论分析表明,采用该设计编码一个含有smax个确定位的测试向量所需的LFSR长度从smax+20减小到smax+2,提高了编码效率.为了减少所需LFSR种子的个数,提出了一种有效的LFSR种子选择算法.这里,每个LFSR种子首先被解码成TRC种子,再由TRC种子产生2n2+n的测试向量.针对ISCAS89实验电路的实验结果表明,相对于现有的算法,采用该设计实现的测试电路,存储位数最大可减少69%,并且测试控制逻辑电路简单,可重用性好. Based on the twisting-ring counter (TRC) and linear feedback shift register (LFSR), a kind of test pattern generator, which can realizes two-dimensional test pattern compression is presented. The proposed approach utilizes the test set embedding technique based on TRC and LFSR reseeding schemes to achieve the vertical and horizontal compressions of the test set, which significantly reduces the width and length of the deterministic test set. Theoretical analysis shows that the length of LFSR of the design is reduced up to Smax +2 from smax +20, which increases the encoding efficiency. In order to target the minimization of the number of the LFSR seeds, an efficient LFSR seed selection algorithm is then proposed. Here, each LFSR seed is decoded as a TRC seed, and then, the TRC seed generates 2n^2 +n test patterns. Experimental results for the ISCAS89 benchmark circuits show that the proposed scheme requires 69% less test data storage compared with previous schemes, and that the test control logic is simple for all CUTs, and can be shared among multiple CUTs.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2009年第5期945-950,共6页 Journal of Xidian University
关键词 内建自测试 测试数据压缩 线性反馈移位寄存器 扭环计数器 built-in self-test test data compression linear feed-back shift register twisted-ring counter
  • 相关文献

参考文献13

  • 1Iyengar V, Chakrabarty K, Murray B T. Deterministic Built-in Pattern Generation for Sequential Circuits [J]. Journal of Electronic Testing: Theory and Applications, 1999, 15(1-2): 97-115.
  • 2Chandra A, Chakrabarty K. Test Data Compression for System-on-a-chip Using Golomb Codes [C]//Proeeedings of IEEE VLSI Test Symposium. Montreal: IEEE, 2000: 113-120.
  • 3Jas A, Touba N A. Test Vector Decompression Via Cyclical Scan Chains and Its Application to Testing Core-based Design [C]//Proeeedings of IEEE International Test Conference. Washington: IEEE, 1998: 458-464.
  • 4彭喜元,俞洋.基于变游程编码的测试数据压缩算法[J].电子学报,2007,35(2):197-201. 被引量:33
  • 5方建平,郝跃.一种有效的片上系统测试数据压缩算法[J].西安电子科技大学学报,2006,33(1):1-4. 被引量:7
  • 6Hellebrand S, Rajski J, Tarnick S. Built-In Test for Circuits with Scan Based on Reseeding of Multiple-polynomial Linear Feedback Shift Registers[J]. IEEE Trans on Computers, 1995, 44(2): 1076-1088.
  • 7Kim H S, Kim Y, Kang S. Test-decompression Mechanism Using a Variable-length Multiple-polynomial LFSR [J]. IEEE Trans on Very Large Scale Integration Systems, 2003, 11 (4): 687-690.
  • 8Kim H S, Kang S. Increasing Encoding Efficiency of LFSR Reseeding-based Test Compression [J]. IEEE Trans on Computer-aided Design of Integrated Circuits and Systems, 2006, 25(5): 913-917.
  • 9Krishna C V, Touba Nur A. 3-Stage Variable Length Continuous-flow Scan Vector Decompression Scheme [C]// Proceedings of IEEE VLSI Test Symposium. Napa Valley: IEEE, 2004:79 - 86.
  • 10Zhou B, Ye Y Z, Wang Y S. Simultaneous Reduction in Test Data Volume and Test Time for TRC-reseeding [C]// Proceedings of ACM Great Lakes Symposium on VLSI. Stresa-Lago Maggiore: ACM, 2007: 49-54.

二级参考文献32

  • 1韩银和,李晓维,徐勇军,李华伟.应用Variable-Tail编码压缩的测试资源划分方法[J].电子学报,2004,32(8):1346-1350. 被引量:27
  • 2[1]M Abramovici, M Breuer, A Friedman. Digital Systems Testing and Testable Design. New York: Computer Science Press, 1990
  • 3[2]K-T Chen, C-J Lin. Timing driven test point insertion for full-scan and partial-scan BIST. The IEEE Int'l Test Conf, Washington, D C, 1995
  • 4[3]Y Savaria, M Yousef, B Kaminska .et al.. Automatic test point insertion for pseudo-random testing. The Int'l Symp on Circuits and Systems, 1991. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 5[4]M J Y Williams, J B Angell. Enhancing testability of large-scale integrated circuits via test points and additional logic. IEEE Trans on Computers, 1973, C-22(1): 46~60
  • 6[5]K Chakrabarty, B T Murray, V Iyengar. Built-in test pattern generation for high-performance circuits using twisted-ring counters. The 17th IEEE VLSI Test Symp, Dana Point, CA, 1999
  • 7[6]K Chakrabarty, S Swaminathan. Built-in self testing of high-performance circuits using twisted-ring counters. The 2000 IEEE Int'l Symp on Circuits and Systems, 2000. http://ieeexplore.ieee.org/Xplore/DynWel.jsp
  • 8[7]C Dufaza, G Cambon. LFSR based deterministic and pseudo-random test pattern generator structures. European Test Conference, Munich, 1991
  • 9[8]S Hellebrand, J Rajski, S Tarnick .et al.. Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registers. IEEE Trans on Computers, 1995, 44(2): 223~233
  • 10[9]S Hellebrand, B Reeb, S Tarnick .et al.. Pattern generation for a deterministic BIST scheme. IEEE/ACM Int'l Conf on CAD-95, San Jose, CA, 1995

共引文献74

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部