期刊文献+

透过专利看微处理器的技术发展(十)——低功耗专利技术分析 被引量:1

Technology Development of Microprocessor from Paten(tX)——Analysis on Low Power Patents
下载PDF
导出
摘要 在对几个重要EDA公司关于低功耗相关专利的调研基础上,本文分析了EDA行业的主要公司Cadence、Synopsys、Magma的低功耗技术,着重分析了Cadence的相关专利,包括申请年代与UPC分类,为了解EDA中的低功耗技术,进行产品研发提供线索和思路。 In this paper, we made an in-depth analysis about low power technology offered by EDA tools, Cadence, Synopsys, Magma are the main vendors in EDA market so we describe their power solution at first, Furthermore, we analyzed development of technology with patents from Cadence, and analyze by year, analysis by UPC. Low power design with EDA tools is a booming field, and we hope such work can provide some reference and enlightens.
出处 《中国集成电路》 2009年第10期84-88,共5页 China lntegrated Circuit
关键词 专利文献 EDA工具 低功耗 Patents EDA tools low power
  • 相关文献

同被引文献37

  • 1BURD T,PERING T,STATAKOS A,et al.A dynamic voltage scaled microprocessor system[C]∥Proceedings of IEEE International Solid-State Circuits Conference.San Francisco,USA,2000:294-295.
  • 2MICHAEL K,DAVID F,ROBERT A,et al.Low power methodology manual for system on chip design[M].New York:Springer Publications,2007:3-4.
  • 3WANLASS F M,SAH C T.Nanowatt logic using fieldeffect metal-oxide semiconductor triodes[C]∥Proceedings of IEEE International Solid-State Circuits Conference.Philadelphia,USA,1963:32-33.
  • 4NAKAGOME Y,KAWAMOTO Y,TANAKA H,et al.A 1.5 V circuit technology for 64 MB DRAMs[C]∥Proceedings of Symposium on VLSI Circuits.Honolulu,USA,1990:17-18.
  • 5CHANDRAKASAN A P,SHENG S,BRODERSON R W.Low-power CMOS digital design[J].IEEE Journal of Solid-State Circuits,1992,27(4):473-484.
  • 6ITOH K.A historical review of low-power low-voltage digital MOS circuits development[J].IEEE Solid-State Circuits Magazine,2013,5(1):27-39.
  • 7周润德.数字集成电路——电路、系统与设计[M].北京:电子工业出版社,2004:155-170.
  • 8DUO C C,SHIEN C L,CHING J H,et al.An ultralow voltage hearing aid chip using variable-latency design technique[C]∥Proceedings of IEEE International Symposium on Circuits and Systems(ISCAS).Melbourne,Australia,2014:2543-2546.
  • 9BERG Y.High speed ultra low-voltage differential D flipflop for low-voltage CMOS design[C]∥Proceedings of Faible Tension Faible Consommation(FTFC).Paris,France,2013:1-4.
  • 10TAEJOONG S,WOOJIN R,JONGHOON J,et al.A14 nm Fin FET 128 Mb 6T SRAM with VMIN-enhancement techniques for low-power applications[C]∥Proceedings of IEEE International Solid-State Circuits Conference.San Francisco,CA,USA,2014:232-233.

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部