期刊文献+

支持硬件透明编程模型的动态可重构系统的设计与实现 被引量:1

Design and implementation of dynamic reconfigurable system with hardware transparent programming model
下载PDF
导出
摘要 以Java作为可重构系统描述语言,提出了一种方法级的硬件透明编程模型,给出了硬件方法封装方式和软硬件方法动态链接过程。程序设计者调用软件方法进行应用开发,虚拟机根据软硬件划分结果动态加载并链接相应的硬件方法,从而达到简化编译器和综合工具以及屏蔽底层物理细节的目的。实验结果表明上述编程模型能够支持硬件透明编程,同时系统性能得到了明显的改善。 This paper used Java as a reconfigurable system description language, proposed a method level hardware transparent programming model, gave the scheme to encapsulate hardware method and the way of hardware-software method dynamic-link. Program designers developed applications by calling software methods, the virtual machine loaded and linked the hardware method according to hardware-software partitioning results, so as to simplify the compiler and synthesis tools, as well as shield the underlying physical details. The results show that the programming model can support hardware transparent programming and the system gets higher performance.
出处 《计算机应用研究》 CSCD 北大核心 2009年第11期4193-4196,4217,共5页 Application Research of Computers
基金 国家"863"计划资助项目(2007AA01Z104) 国家自然科学基金资助项目(60673061)
关键词 动态可重构系统 软硬件划分 软硬件协同综合 JAVA 硬件透明编程模型 硬件方法 dynamic reconfigurable system hardware-software partitioning hardware-software co-synthesis Java hardware transparent programming model hardware method
  • 相关文献

参考文献15

  • 1WOLF W. Computers as components: principles of embedded computing system design [ M ]. 2nd ed. San Fransisco: Morgan Kaufmann Publishers, 2008.
  • 2WOLF W. A decade of hardware/software codesign[ J]. IEEE Computer,2003,36(4 ) :38-43.
  • 3WALDER H, PLATZNER M. Reconfigurable hardware operating systems: from concepts to realizations [ C ]//Proc of the 3 rd International Conference on Engineering of Reconfigurable Systems and Algorithms. Las Vegas: CSREA Press ,2003:284-287.
  • 4ANDREWS D, NIEHAUS D. Programming models for hybrid FPGA- CPU computational components: a missing link [ J]. IEEE Micro, 2004,24(4) :42-53.
  • 5VULETIC M, POZZI L, IENNE P. Seamless hardware software integration in reconfigurable computing systems [ J]. IEEE Design & Test of Computers,2005,22 (2) : 102-113.
  • 6周博,王石记,邱卫东,彭澄廉.SHUM-UCOS:基于统一多任务模型可重构系统的实时操作系统[J].计算机学报,2006,29(2):208-218. 被引量:31
  • 7FLEISCHMANN J, BUCHENRIEDER K, ICRESS R. A hardware/ software prototyping environment for dynamically reconfigurable embedded systems [ C ]//Proc of the 8th International Workshop on HW/SW Codesign. Washington DC: IEEE Computer Society, 1998: 105-109.
  • 8ELEISCHMANN J, BUCHENRIEDER K, KRESS R. Java driven codesign and prototyping of networked embedded systems [ C ]//Proc of the 36th ACM/IEEE Conference on Design Automation. New York : ACM Press, 1999:794-797.
  • 9GRESKAMP B ,SASS R. A Java virtual machine for runtime reconfigurable computing[ C ]//Proc of SouthEast Conference. 2003.
  • 10HA Ya-jun, HIPIK R, VERNALDE S, et al. Adding hardware support to the HotSpot virtual machine for domain specific applications[ C]// Proc of the 12th International Conference on Field-Programmable Logie and Application. Berlin: Springer,2002 : 1135 -1138.

二级参考文献17

  • 1Lee E..Overview of the Ptolemy Project.Technical Memorandum UCB/ERL M03/25,University of California,Berkeley,CA,USA,2003.
  • 2Alexander P.,Kong C..Rosetta:Semantic support for model centered systems level design.Computer,2001,34(11):64~70.
  • 3Andrews D.,Niehaus D..Programming models for hybrid FPGA-CPU computational components:A missing link.IEEE Transactions on Micro,2004,24(4):42~53.
  • 4Walder H.,Platzner M..Reconfigurable hardware operating systems:From design concepts to realizations.In:Proceedings of the 3rd International Conference on Engineering of Reconfigurable Systems and Architectures (ERSA'03),Las Vegas(NV),USA,2003.
  • 5The ISO POSIX Working Group.ISO/IEC 9945:2002 POSIX Standard,2002.
  • 6Donthi S.,Haggard R.L..A survey of dynamically reconfigurable FPGA devices.In:Proceedings of the 35th Southeastern Symposium on System Theory,Morgantown,West Virginia,USA,2003,422~426.
  • 7Kwork Y.K.,Ahmad I..Dynamic critical-path scheduling:An effective technique for allocation task graphs to multiprocessors.IEEE Transactions on Parallel and Distributed System,1996,7(5):506~521.
  • 8Karthikeya M.,Purna G.,Bhatia D..Temporal partitioning and scheduling data flow graphs for reconfigurable computers.IEEE Transactions on Computer,1999,48(6):579~590.
  • 9Cormen T.H.,Leiserson C.E..Introduction to Algorithms.Cambridge,MA:The MIT Press,2001,1043~1054.
  • 10Kar R.P..Implementing the rhealstone real-time benchmark.Dr.Dobb's Journal,1990,15(4):46~55.

共引文献30

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部