期刊文献+

高介电栅介质ZrO_2薄膜的物理电学性能 被引量:2

Physical and Electrical Properties of ZrO_2 Gate Dielectrics Film
下载PDF
导出
摘要 采用脉冲激光沉积方法在Si衬底上沉积了ZrO2栅介质薄膜,X射线衍射分析表明该薄膜经过450℃退火后低介电界面层得到抑制,仍然保持非晶状态;电学测试显示10 nm厚ZrO2薄膜的等效厚度为3.15 nm,介电常数12.38,满足新型高介电栅介质的要求,在-1 V偏压下Al/ZrO2/Si/Al电容器的漏电流密度为1.1×10-4A/cm2. ZrO2 gate dielectric films was deposited on Si substrate by pulse laser deposition,X-ray diffraction reveals the ZrO2 gate dielectric films are still amorphous after annealed at 450 ℃ in O2 ambient,there is no product on the interface.Electrical properties testing shows the equivalent oxide thickness of 10 nm-thick ZrO2 film is 3.15 nm and dielectric constant is 12.38.The leakage current density of Al/ZrO2/Si/Al sample at-1 V is 1.1×10^-4 A/cm^2.
出处 《河北大学学报(自然科学版)》 CAS 北大核心 2009年第5期484-488,554,共6页 Journal of Hebei University(Natural Science Edition)
基金 中科院研究生科学与社会实践资助专项创新研究项目 中科院知识创新工程青年人才领域前沿项目(072C201301)
关键词 ZRO2薄膜 高介电栅介质 等效厚度 漏电流 ZrO2 film high-κ gate dielectrics equivalent oxide thickness leakage current
  • 相关文献

参考文献24

  • 1MULLER D A,SORSCH T,MOCCIO S,et al. The electronic structure at the atomic scale of ultrathin gate oxides [J]. Nature, 1999,399: 758-761.
  • 2LO S H,BUCHANAN D A,TAUR Y, et al. Quantum-mechanical modeling-of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's [J]. IEEE Electron Device Letters,1997,18(5): 209-211.
  • 3MCKEE R A,WALKER F J,CHISHOLM M F,et al. Crystalline oxides on silicon., the first five monolayers [J]. Phys Rev Lett, 1998,81(14): 3014-3017.
  • 4HARRIS H,CHOI K,MEHTA N,et al. HfO2 gate dielectric with 0.5 nm equivalent oxide thickness [J]. Appl Phys Lett, 2002,81 : 1065-1067.
  • 5COPEL M,GRIBELYUK M,GUSEV E. Structure and stability of ultrathin zirconium oxide layers on Si (001)[J]. Appl Phys Lett, 2000,76 : 436.
  • 6KLEIN T M,NIU D,EPLING W S,et al. Evidence of aluminum silicate formation during chemical vapor deposition of amorphous Al2O3 thin films on Si(100) [J]. Appl Phys Lett, 1999,75: 4001.
  • 7CHOI R,ONISHI K,KANG C S,et al. Fabrication of high-quality ultrathin HfOz gate dielectric MOSFETs using deuterium anneal [Z]. International Electron Devices Meeting Technology Digest,San Francesco, CA,2002.
  • 8LUCOVSKY G,RAYNER B,ZHANG Y,et al. Experimental determination of band offset energies between Zr silicate alloy dielectrics and crystalline Si substrates by XAS, XPS and AES and ab initio theory: a new approach to the compositional dependence of direct tunneling currents [Z]. International Electron Devices Meeting Technology Digest, San Francesco, CA,2002.
  • 9INUMIYA S,SEKINE K, NIWA S, et al. Fabrication of HfSiON gate dielectrics by plasma oxidation and nitridation,optimized for 65 nm mode low power CMOS applications[Z]. Symp VLSI Tech Dig,Kyoto,Japan,2003.
  • 10ZAFAR S,CARTIER S,GUSEV E P. Measurement of barrier heights in high permittivity gate dielectric films[J]. Appl Phys Lett, 2002,80: 2749-2751.

二级参考文献48

  • 1张邦维.高k栅极电介质材料与Si纳米晶体管[J].微纳电子技术,2006,43(3):113-120. 被引量:5
  • 2张邦维.高k栅极电介质材料与Si纳米晶体管(续)[J].微纳电子技术,2006,43(4):161-166. 被引量:1
  • 3Chau R, Datta S, Doczy M, et al. IEEE Electron Device Lett., 2004, 25 (6): 408-410.
  • 4Lo S H, Bushanan D A, Taur Y, et al. IEEE Electron Device Lett., 1997, 18 (5): 209-211.
  • 5Jeong S H, Bae I S, Shin Y S, et al. Thin Solid Films, 2005, 475 (1-2): 354-358.
  • 6Spiga S, Wiemer C, Tallarida G, et al. Mater. Sci. and Eng. B, 2004, 109 (1-3): 47-51.
  • 7Wolfframma D, Ratzke M, Kappa M, et al. Mater. Sci. and Eng. B, 2004, 109 (1-3): 24-29.
  • 8Legrand J, Lhostis S, Chang Y, et al. Microelec. Eng., 2004, 72 (1-4):310-314.
  • 9Liu C Y, Tseng T Y. J. Euro. Ceram. Soc., 2004, 24 (6): 1449-1453.
  • 10Albertin K F, Pereyra I, Alayo M I. Materials Characterization. 2003, 50 (2-3): 149-154.

共引文献4

同被引文献11

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部