期刊文献+

片上多核的软件指令缓存技术研究

Research of Software-Managed Instruction Memory for Chip Multiprocessor
下载PDF
导出
摘要 半导体工艺的进步使片上可以集成更多的处理核心,对于消耗较多面积和功耗的存储单元,如何有效地减小面积、降低功耗是片上多核研究的一个重要方向。软件指令缓存技术是降低指令存储复杂性,以及降低功耗的有效方式,本文深入对比了硬件Cache结构和软件指令缓存结构,并且详细分析了两款典型的软件指令缓存结构,总结了其特点和需要解决的关键问题,为片上多核的指令存储设计提供了参考。 Improvements in semiconductor technology have made it possible to include more and more processor cores on a single die. It is an important research area for reducing chip area and power consumption of instruction memory on chip which consumes much area and power. Software-managed instruction memory is an effective method to solve these problems. This paper deeply compares hardware cache and software-managed instruction memory. Two typical software-managed instruction memory structures were introduced and analyzed. The characteristics and the problems of such methods were summarized, and enlightened us to design an efficient instruction memory for chip multiprocessors.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期1-4,共4页 Computer Engineering & Science
基金 国家863计划资助项目(2007AA01Z117) 国家973计划资助项目(2007CB310900)
关键词 CMP 硬件Cache 软件指令缓存 chip multiprocessors hardware cache software-managed instruction memory
  • 相关文献

参考文献9

  • 1Theodore E, Omtzigt L. Domain Flow[EB/OL]. [2009/04/12]. http:// www. nersc. gov/ projects/ SDSA/ meetiags/ SIAM PP08/DomainFlow-SIAM-PP08. ppt.
  • 2Banakar R, Steinke S, Lee B S, et al. Scratehpad Memory: Design Alternative for Cache On-Chip Memory in Embedded Systems[C]//Proc of the 10th Int'l Syrup on Hardware/ Software Codesign, 2002:73-78.
  • 3Kapasi U J, Dally W J, Rixner S, et al. The Imagine Stream Proeessor[C]//Proc of the 2002 Int'l ConI on Computer Design, 2002:282-288.
  • 4Miller J E, Agarwal A. Software-Based Instruction Caching for Embedded Proeessors[C]//Proe of ASPLOS' 06, 2006 : 293-302.
  • 5Leverich J, Arakida H, Solomatnikov A. Comparing Memory Systems for Chip Multiprocessors[C]//Proc of ISCA'07, 2007 : 358-368.
  • 6Gschwind M, Hofstee H P, Flachs B, et al. Synergistic Processing in CELL's Multicore Architecture[J]. IEEE Micro, 2006,26(2) : 10-24.
  • 7Eichenberger A E, Kat hryn O'Brien, Kevin O'Brient, et al. Optimizing Compiler for a CELL Processor[C]//Proc of PACT'05,2005 : 161-172.
  • 8Ohara M, Inoue H, Sohda Y, et al. MPI Mierotask for Programming the Cell Broadband Engine Processor[J]. IBM Systems Journal, 2006,45(1) :85-102.
  • 9Miller J E. Software Instruction Caching: [Ph D thesis][D]. Massachusetts Institute of Technology, 2007.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部