期刊文献+

高性能处理系统的软硬件协同设计研究 被引量:2

Hardware & Software Co-Design for High Performance System
下载PDF
导出
摘要 x86是目前应用最广泛的复杂指令(CISC)系统,对大量非典型特性进行支持,从而花费大量硬件资源。而非典型特性的支持往往会影响典型功能的效率,不利于硬件资源的优化配置,限制处理系统性能的提升。本文首先分析了x86指令集及x86程序的固有特性,进而提出了一种基于RISC超标量处理系统核心的软硬件协同设计的实现方案。新处理系统的面积仅为采用硬件译码设计的x86处理系统的78.3%,性能达到采用硬件译码设计的x86处理系统的90.6%以上,并有较大的提升空间。 x86 is the most widely used ISA currently, but compared with RISC, is very complex. The obstacles in designing an x86 processing systems (most of them are uncommon characters) need lots of additional hardware resources, and supporting directly with hardware does no good for the utilization of hardware resources. This paper analyzes the characters of x86 ISA and applications deeply, and propose a software/hardware co-design method based on RISC superscalar processing systems. The area of our codesign processing system is about 78. 3% of an x86 processing system with hardware decoder, but performance of our design is about 90. 6% of the same processing system with hardware decoder.
作者 谢菲 张浩
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期20-23,共4页 Computer Engineering & Science
关键词 协同设计 超标量 执行模式 热点识别 co-design superscalar execution mode hot trace recognition
  • 相关文献

参考文献13

  • 1Bery B B. The Intel Microprocessors, Architecture, Programming, and Interfacing (sixth edition)[M]. Prentice Hall, 2003.
  • 2Intel Corp. IA-32 Intel Architecture Software Developer's Manual, vol. 1 :Basic Arehiteeture[M]. Intel Corp, 2003.
  • 3Intel Corp. IA-32 Intel Architecture Software Developer's Manual, vol.2: Instruction Set Reference[M]. Intel Corp, 2003.
  • 4Intel Corp. IA-32 Intel Architecture Software Developer's Manual, vol. 3: System Programming Guide [M]. Intel Corp. , 2003.
  • 5Dehnert J C, Grant B K, Grant B K,et al. The Transmeta Code Morphing Software: Using Speculation, Recovery, and Adaptive Retranslation to Address Real-Life Challenges[C]//Proc of Int'l Symp on Code Generation and Optimization, 2003: 15-24.
  • 6Hinton G, Sager D, Upton M. The Micro-Architecture of the Pentium4 Processor[J]. Intel Technology Journal, 2001(1).
  • 7Keltcher C N, McGrath K J, Ahmed A, et al. The AMD Opteron Processor for Multiproeessor Servers[J]. IEEE MICRO, 2003, 23(2):66-76.
  • 8Baraz L, et al. IA-32 Execution Layer: A Two Phase Dynamic Translator Designed to Support IA-32 Applications on Itanium-Based Systems[C]//Proc of the 36th Int'l Symp on Microarchitecture, 2003 : 191-202.
  • 9Zheng C, Thompson C. PA-RISC to IA-64: Transparent Execution, no Recompilation[J]. IEEE Computer, 2000, 33 (3) :47-52.
  • 10Chernoff A, Herdeg M, Hookway R, et al. FX! 32: A Profiler-Directed Binary Translator [ J ]. IEEE Micro, 1998, 18(1): 56-64.

同被引文献12

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部