期刊文献+

高可靠锁相环设计技术研究 被引量:3

Research on Design Techniques for High Reliable Phase-Locked Loops
下载PDF
导出
摘要 单粒子瞬变(SET)现象对高性能计算的影响日益严重,本文对高性能微处理器中锁相环(PLL)的RHBD(Radia-tion-Hardened-By-Design)加固方法进行了分析和总结,从系统级和电路级两个方面对PLL的SET加固方法进行了分类研究。分析结果表明,设计加固方法可以在较高的层次上考虑加固问题,降低了工艺依赖性,可以有效地提高PLL可靠性。 The radiation-hardened-by-design (RHBD) techniques were reviewed for single-event transients (SETs) in phase-locked loops within high performance microprocessors, as SETs induced soft errors increasingly affect the high performance computing applications. The circuit hardened strategies for SETs were discussed respectively in systematic view and circuit level. It was concluded that the hardened design could be developed at higher level to achieve high reliability of the PLL, which is not depending on the process.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期76-79,83,共5页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60836004 60676010) 教育部博士点基金项目(20079998015) 长江学者和创新团队发展计划
关键词 软错误 SET 锁相环 RHBD 电路加固 soft error SET phase-locked loops RHBD circuit hardening
  • 相关文献

参考文献34

  • 1Norrnand E. Single Event Upsets at Ground Level[J].IEEE Trans on Nuclear Science, 1996,43(6):2742-2750.
  • 2Hazucha P, Svensson C. Impact of CMOS Technology Scaling on the Atmospheric Neutron Soft Error Rate[J]. IEEE Trans on Nuclear Science, 2000,47(6):2586-2594.
  • 3Hazucha P, Karnik T, Maiz J. Neutron Soft Error Rate Measurements in a 90-nm CMOS Process and Scaling Trends in SRAM from 0. 25um to 90nm Generation[C]//Proc of IEEE International Electron Devices Meeting, 2003.
  • 4Baumann R C. Soft Errors in Commercial Semiconductor Technology: Overview and Scaling Trends[C]//Proc of IEEE Reliability Physics Tutorial Notes, Reliability Fundamentals, 2002.
  • 5Michalak S E, Harris K W, Hengartner N W, et al. Predicting the Number of Fatal Soft Errors in Los Alamos National Labratory's ASC Q Computer[J]. IEEE Trans on Device and Materials Reliability, 2005,5(3) :329-335.
  • 6Ziegler J F, Puehner H. SER - History, Trends, and Challenges: A Guide for Designing with Memory ICs[M]. Cypress Semiconductor, 2004.
  • 7Phelan R. Addressing Soft Errors in ARM Core-Based SOC [R]. ARM White Paper, 2003.
  • 8Ando H. A 1.3 GHz Fifth Generation SPARC64 Microprocessor[C]//Proc of Int'l Solid-State Circuits Conf, 2003.
  • 9Jobe K, Shoga M, Koga R. A Systems-Oriented Single Event Effects Test Approach for High Speed Digital Phase-Locked Loops[J]. IEEE Trans on Nuclear Science, 1996,43 (6) :2868-2873.
  • 10Hartwell M, Hafer C, Milliken P, et al. Single Event Effects Testing of a PLL and LVDS in a RadHard-by-Design 0. 25-micron ASIC[C]//Proc of IEEE Radiation Effects Data Workshop, 2005.

二级参考文献13

  • 1Koga R, et al. Observation of Single Event Upsets in Analog Microcirenits[J]. IEEE Transactions on Nuclear Science, 1993,40(6) : 1838 - 1844.
  • 2Boulghassoul Y, et al. Effects of Technology Scaling on the SET Sensitivity of RF CMOS Voltage-controlled Oscillators[J]. IEEE Transactions on Nuclear Science, 2005, 52(6): 2426-2432.
  • 3Loveless T D, et al. A Hardened-by-design Technique for RF Digital Phase-locked Lonps[J]. IEEE Transactions on Nudesr Science, 2006, 53(6) : 3432 - 3438.
  • 4Wenjian C, et al. Impact of VCO Topology on SET Induced Frequency Response[J]. IEEE Transitions an Nuclear Science, 2007, 54(6): 2500-2505.
  • 5Wenjian C, et al. Investigation of Single-event Transients in Voltage-controlled Oscillators[J]. IEEE Transactions on Nuclear Science, 2003, 50 (6) : 2081 - 2087.
  • 6Loveless T D, et al. Modeling and Mitigating Single-event Transients in Voltage-controlled Oscillators[J]. IEEE Transactions on Nuclear Science, 2007, 54(6) : 2561 - 2567.
  • 7Hafer C, et al. SEE and TID Results for a Commercially Fabricated Radiation-hardened Clock Generator Circuit[ C]//2005 IEEE Radiation Effects Data Wolkshop, 2005.
  • 8Maneatis J G. Low-Jitter Process-independent DLL and PLL Based on Self-biased Techniques[J]. IEEE Journal of Solid-state Circuits, 1996, 31 (11): 1723 - 1732.
  • 9Kerns S E,Shafer B D,Rockett L R, et al. The design of radiation-hardened ICs for space: Acompendium of approaches [EB/OL]. (1988-11-03)[2005-07-15]. http://ieeexplore.ieee. org/ie11/5/2986/00090115.pdf.
  • 10Kerns S. Hardening at the design level [EB/OL]. (1994-09-01) [2005-08-10]. http://ieeexplore.ieee. org/ie12/1104/7627/00316568. pdf.

共引文献8

同被引文献10

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部