期刊文献+

一种面向多核处理器粗粒度的应用级Cache划分方法

A Coarse-Grand Cache Partitioning Technique for Multi-Programmed Workloads on CMPs
下载PDF
导出
摘要 Cache划分技术是解决共享Cache访问冲突的重要方法,但是已有的Cache划分技术具有开销高、Cache划分时机难以确定的缺点。本文提出了面向应用的Cache划分框架(ACP)。ACP的优点是能够使用程序员提供的应用最外层循环的边界信息,更好地获取应用的失效率信息,因此Cache划分算法具有更高的精度,从而降低了划分的频率,进而提高系统性能。实验结果表明,和传统的固定周期的Cache划分方向相比,ACP具有更好的性能。 Cache partitioning is an effective way for reducing conflicted accesses from different processes to shared cache. However, existing cache partitioning techniques are difficult to determine the time partitioning shared cache. This paper presents application-level cache partitioning(ACP). The partitioning time is determined by programmers based on the iteration boundary information, so it is easier for ACP to collect performance information and the cache partitioning algorithms are more effective with fewer cache partitioning and higher system performance. Experiment shows that ACP has higher performance.
作者 所光
出处 《计算机工程与科学》 CSCD 北大核心 2009年第A01期101-103,共3页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60621003 60633050 60873014) 国家863计划资助项目(2007AA01Z102)
关键词 CACHE划分 多道应用 多核处理器 cache partitioning multi-programmed workloads multi-core processor
  • 相关文献

参考文献7

  • 1Kalla R, Sinharoy B, Tendler J M. IBM Power 5 Chip: A Dual Core Multithreaded Processor[J]. IEEE Micro, 2004: 40-47.
  • 2McNairy C,Bhatia R. Montecito:A Dual Core, Dual Thread Itanium Processor[J]. IEEE Micro, 2005,25 ( 2 ): 10-20.
  • 3Sotz F. A Method for Performance Prediction of Parallel Programs[C]//Proc of the Joint Int'l Conf on Vector and Parallel Processing, 1990:98-107.
  • 4Gelenbe E, Montagne E, Suros R, et al. A Performance Model of Block Structured Parallel Programs[C]//Proc of the Int'l Workshop on Parallel Algorithms &Architectures, 1986:127-138.
  • 5所光,杨学军.面向多线程多道程序的加权共享Cache划分[J].计算机学报,2008,31(11):1938-1947. 被引量:12
  • 6Suh G E, Rudolph L, Devadas S. Dynamic Partitioning of Shared Cache Memory[J]. Journal of Supercomputing,2004, 28(1) :7-26.
  • 7Magnusson P S, Christensson M, Eskilson J, et al. Simies: A Full System Simulation Platform[J].Computer, 2002,35 (2) : 50-58.

二级参考文献11

  • 1Kalla R, Balaram S et al. IBM Power 5 chip: A dual-core multithreaded processor. IEEE Micro, 2004, 24(2):40-47
  • 2Kongetira P, Aingaran K et al. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 2005, 25(2): 21-29
  • 3Kim S, Chandra D, Solihin Y. Fair Cache sharing and partitioning in a chip multiprocessor architecture//Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. Orlando, Florida, 2004:111-122
  • 4Qureshi M K, Patt Y N. Utility-based Cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches//Proceedings of the 39th Annual IEEE/ ACM International Symposium on Microarchitecture. Antibes Juan-les-Pins, France, 2006:423-432
  • 5Suh G E, Rudolph L, Devadas S. Dynamic partitioning of shared Cache memory. Journal of Supercomputing, 2004, 28(1): 7-26
  • 6Iyer R. CQoS: A framework for enabling QoS in shared caches of CMP platforms//Proceedings of the 18th Annual International Conference on Supercomputing. Malo, France 2004:257-266
  • 7Iyer R, Zhao L, Guo F et al. QoS policies and architecture for Cache/memory in CMP platforms. SIGMETRICS Performance Evaluation Review, 2007, 35(1): 25-36
  • 8Chiou D, Jain P, Rudolph L et al. Application-specific memory management for embedded systems using software-controlled caehes//Proceedings of the 37th Conference on Design Automation. Los Angeles, California, United States: 2000: 416-419
  • 9Magnusson P S, Christensson M, Eskilson J et al. Simics: A full system simulation platform. Computer, 2002, 35 (2): 50-58
  • 10Luo K, Gummaraju J, Franklin M. Balancing throughput and fairness in SMT processors//Proceedings of the 21st International Symposium on Performance Analysis of Systems and Software. Tucson, AZ, 2001:164-171

共引文献11

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部