期刊文献+

激励简化与模拟加速研究:Rasbora技术

Rasbora:Trace Reduction and Simulation Speedup Based on Repeat-Structure Axed
下载PDF
导出
摘要 模拟技术是进行计算机体系结构设计的重要方法。循环语句形成了SCMD的程序结构,使得少量源代码产生大量的Trace和超长的运行时间。本文从源程序的这一特征出发,构建基于循环缩减的Trace简化和模拟加速方法——Rasbora。Rasbora在程序源代码中添加指令,有选择地记录循环过程中的Trace内容,从而有效地简化Trace;并且在模拟过程中,识别循环体表现的相似性,用少量的循环体模拟近似代替所有循环的运行。经过测试表明,Rasbora方法可以有效地减少Trace量,缩减模拟时间,同时保证了一定精度的要求。 Simulation has become an important technology in computer architecture design. The loop statement is a SC- MD(Single Code Multiple Data) structure which produce a good number of Traces and a long running time by a little code. This paper constructs Rasbora, trace reduction and simulation speedup based on repeat-structure axed. Rasbora inserts instructions into the code, and records those selected Traces during simulation, which simplifies Trace effectively. By identifying the cycle of a loop structure, Rasbora replaces a whole loop by a few loop-bodies. By testing, Rasbora can reduce the Trace amount and speedup simulation obviously. Meanwhile, it also guarantees a certain simulation precision.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第11期4-8,49,共6页 Computer Engineering & Science
基金 国家863计划资助项目(2007AA01Z117) 国家973计划资助项目(2007CB310900)
关键词 激励简化 模拟加速 Rasbora SCMD 模拟技术 trace reduction simulation speedup Rasobra SCMD simulation
  • 相关文献

参考文献8

  • 1http://www. spec. org,2006-10.
  • 2Uhlig R A, Mudge T N. Trace-Driven Memory Simulation: A Survey[J]. ACM Computing Surveys, 1997,29(2) : 128-170.
  • 3Yi J J, Kodakara S V, Sendag R,et al. Characterizing and Comparing Prevailing Simulation Techniques [C]//Proc of the 11th Int'l Syrup on High-Performance Computer Architecture, 2005 : 266-277.
  • 4Burger D,Austin T. The SimpleScalar Tool Set, Version 2.0 [R]. Technieal Report # 1342,University of Wiseonsin-Madison Computer Sciences Department, 1997.
  • 5Smith J E, Sohi G S. The Microarchitecture of Superscalar Processors[J]. Proc of the IEEE, 1995,83(12):1609-1624.
  • 6Sima D. The Design Space of Register Renaming Techniques in Superscalar Processors[J]. IEEE Micro, 2000, 20(5) :70-83.
  • 7Compaq Computer Corporation. Alpha 21264/EV67 Microprocessor Hardware Reference Manual[Z]. 2000.
  • 8胡政,范正兵.斯坦福流处理器应用研究[J].科技资讯,2007,5(3):205-206. 被引量:1

二级参考文献5

  • 1[1]William.J.Dally.EE482C Advanced Computer Organization:Stream Processor Architecture,Stanford University.
  • 2[2]Mattson,P.,et al.,Imagine Programming System User'S Guide.
  • 3[3]Mattson,A Programming System for the Imagine Media Processor,Stanford Ph.D.Thesis,2001.
  • 4[4]Imagine proiect,http://cva.stanford.edu/Imagine/project/im_arch.html.
  • 5[5]U.J.Kapasi,W.J.Dally et al.,the Imagine stream processor,Proceedings of 2002 International Conference on Computer Design.

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部