期刊文献+

曙光5000芯片组系统级功能验证平台 被引量:1

A System-Level Functional Verification Platform for the Dawning 5000 Chipset
下载PDF
导出
摘要 曙光5000芯片组是曙光5000计算单元中的系统控制器,它通过HT接口连接两颗CPU并提供高速网络通信能力。为了确保曙光5000芯片组的功能正确性,我们为其设计了系统级功能验证平台SVP。SVP采用分层结构对系统进行建模,通过对本地计算单元的系统软件行为、硬件平台功能以及远程计算单元的网络行为进行模拟,提供了接近真实系统的验证环境。在曙光5000芯片组的验证过程中,SVP发现并排除了逻辑设计中的大多数功能错误,通过并行验证加速了验证覆盖率的收敛过程。 The Dawning 5000 Chipset is the system controller of the dawning 5000 computing unit, which connects two CPUs through the HT interfaces and provides a high-speed network interface. To ensure the correctness of the chipset functions, we design a system verification platform (SVP). SVP uses the layered architecture to model the system, by simulating the software behavior, the hardware platform function and the remote computing units, SVP provides a verification environment close to the real system environment. In the verification of the Dawning 5000 Chipset, SVP can find and remove most of the errors in the logic design, and accelerate the converging process of verification coverage.
出处 《计算机工程与科学》 CSCD 北大核心 2009年第11期37-39,44,共4页 Computer Engineering & Science
基金 国家863计划资助项目(2006AA01A102)
关键词 芯片组 功能验证 建模 模拟 覆盖率 chipset functional verification modeling simulation coverage
  • 相关文献

参考文献8

二级参考文献50

  • 1马跃虎.如何成功地完成ASIC原型验证[J].集成电路应用,2005,22(1):40-41. 被引量:1
  • 2胡建国,位招勤,张旭,曾献君.面向CPU芯片的验证技术研究[J].微电子学,2007,37(1):16-19. 被引量:9
  • 3A Evans, A Silburt, et al. Functional Verification of Large ASICs [C]. Proceedings of the 35th Design Automation Conference, San Francico, California, USA, AC M Press, 1998. 650 - 655.
  • 4M Benjamin, et al. A Study in Coverage-Driven Test Generation [ C ].Proceedings of the 36th Design Automation Conference, New Orleans,Louisiana, USA, ACM Press, 1999.970-975.
  • 5A Aharon, D Goodman, et al. Test Program Generation for Functional Verification of PowerPC Processors in IBM [ C ]. Proceeding of 32nd Design Automation Conference, San Francisco, California, USA,ACM Press, 1995.279-285.
  • 6J Shen, J Abraham. A RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation [ J ]. Journal of Electronic Testig: Theory and Application,2000,(6) :67-81.
  • 7S Tasiran, et al. Coverage Metrics for Functional Validation of Hardware Designs [J]. IEEE Design and Test of Computers, 2001,18(4) : 36-45.
  • 8A Evans, A Silburt, et al. Functional Verification of Large ASICs[C].Proceedings of the 35th Design Automation Conference, San Francico,California, USA,ACM Press,1998.650-655.
  • 9M Benjamin,et al.A Study in Coverage-Driven Test Generation[C].Proceedings of the 36th Design Automation Conference, New Orleans, Louisiana, USA, ACM Press, 1999.970-975.
  • 10A Aharon, D Goodman, et al. Test Program Generation for Functional Verification of PowerPC Processors in IBM[C].Proceeding of 32nd Design Automation Conference, San Francisco, California, USA, ACM Press, 1995.279-285.

共引文献51

同被引文献4

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部