期刊文献+

FOW在叠层CSP封装中的应用 被引量:1

FOW Die Attach Method Application in Stack CSP Package Assembly
下载PDF
导出
摘要 随着电子封装微型化、多功能化的发展,三维封装已成为封装技术的主要发展方向,叠层CSP封装具有封装密度高、互连性能好等特性,是实现三维封装的重要技术。针对超薄芯片传统叠层CSP封装过程中容易产生圆片翘曲、金线键合过程中容易出现OBOP不良、以及线弧(wire loop)的CPK值达不到工艺要求等问题,文中简要介绍了芯片减薄方法对圆片翘曲的影响,利用有限元(FEA)的方法进行芯片减薄后对悬空功能芯片金线键合(Wirebond)的影响进行分析,Film on Wire(FOW)的贴片(Die Attach)方法在解决悬空功能芯片金线键合中的应用,以及FOW贴片方式对叠层CSP封装流程的简化。采用FOW贴片技术可以达到30%的成本节约,具有很好的经济效益。 With the increasing of multi-function and mini-sized packaging demand, the 3D packaging is becoming a development direction for packaging technology. As stacked chip scale package (SCSP) has many good properties, such as higher packaging density and better interconnection, it is one important technique of realiz- ing 3D packaging. Due to traditional SCSP assembly process have some issues, such as grinding result in wafer warpage, OBOP defect occur on extra thin overhang die during wirebonding process, and wire loop CPK can't achieve process requirements. Use FEA tools analysis gold wire wirebondability on extra thin overhang function die, introduce how to use Film on Wire (FOW)die attach methodology to solve overhang function die wirebond constrain and simplify SCSP assembly process flow reduce around 30% cost.
出处 《电子与封装》 2009年第11期1-4,11,共5页 Electronics & Packaging
关键词 有限元 芯片 金线键合 FOW 贴片 MCP CSP finite element analysis function die wire bond film on wire die attach multiple chip package chip scale package
  • 相关文献

参考文献4

二级参考文献11

  • 1-.半导体物理[M].西安:西安交通大学出版社,..
  • 2[1]John Baliga High-Density Packaging The Next Interconnect Challenge Semicondnctor 2000; 91~100
  • 3[2]Sergey Savastiouk, Siniaguine, Ed Korczynski. 3-D stacked wafer-level Packaging ADVANCED PACKAGING 2000;28-34
  • 4[3]E.Bruce Hultmark "Where do we go from here?" Advancing Microeletronics 1998; 25(7)
  • 5[4]Dr. Philip Garrou Wafer-Level Packaging Has Arrived Semiconductor 2000; 119~128
  • 6[5]Eric Bogatin. Packaging's Crystal Ball: ITRS Roadmap.Semiconductor international 2001; 25(2): 46
  • 7[6]Rao. R.Tummala. Microelectronics Materials Challenges in the 21 st Century. Advancing Microelectronics 24(4): 10~17
  • 8Hou M,Semiconductor Int,1998年,21卷,7期,305页
  • 9Hwang J S,SMT Int Asia Pacific Edition,1998年,5/6期,8页
  • 10王正华,Spencer Chin.芯片面朝下的BGA封装使存储器占用的装配面积缩小75%[J]今日电子,2000(02).

共引文献30

同被引文献3

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部