期刊文献+

片上多核处理器的结构级功耗建模与优化技术研究 被引量:3

下载PDF
导出
摘要 功耗是导致片上多核处理器出现故障的重要诱因,也是片上多核处理器设计的重要制约因素。如何降低多核处理器的功耗并提高处理器能量效率,具有很大的研究意义与探索空间。文中主要从体系结构设计者的角度,并结合电路实现,研究并总结纳米级工艺下片上多核处理器的功耗建模与评估方法,及其不同构件的低功耗优化技术。通过提出创新高效的多核处理器结构级功耗评估方法及其模拟平台,提高多核结构功耗模拟的准确性与灵活性,并以此为依托,开展处理器核、片上网络、片上存储及其一致性协议的各方面优化,寻求提高多核处理器功耗有效性的微体系结构,为国产多核处理器的低功耗设计提供一定借鉴与参考。
出处 《自然科学进展》 北大核心 2009年第12期1398-1409,共12页
基金 国家重点基础研究发展计划(批准号:2005CB321603) 国家高技术研究发展计划(批准号:2009AA01Z125) 国家自然科学基金(批准号:60803029)资助项目
  • 相关文献

参考文献2

二级参考文献16

  • 1王永文,张民选.高性能微处理器微体系结构级功耗模型及分析[J].计算机学报,2004,27(10):1320-1327. 被引量:5
  • 2Wei-WuHu Fu-XinZhang Zu-SongLi.Microarchitecture of the Godson-2 Processor[J].Journal of Computer Science & Technology,2005,20(2):243-249. 被引量:52
  • 3胡伟武,赵继业,钟石强,杨旭,Elio Guidetti,吴永强.Implementing a 1GHz Four-Issue Out-of-Order Execution Microprocessor in a Standard Cell ASIC Methodology[J].Journal of Computer Science & Technology,2007,22(1):1-14. 被引量:14
  • 4Design compiler user guide: fundamentals, version V [M]. Silicon Valley: Synopsys, 2003
  • 5Brooks D, Tiwari V, Martonosi M. Watteh: a framework for architectural-level power analysis and optimizations [ C ] // Proceedings of the 35th Annual International Symposium of Computer Architecture. Vancouver: IEEE Computer Press, 2000 : 83-94
  • 6Vijaykrishnan N, Kandemir M, Irwin M, et al. Energy-driven integrated hardware-software optimizations using SimplePower [C] //Proceedings of the 35th Annual International Symposium of Computer Arehiteeture. Vancouver: IEEE Computer Press, 2000:95-106
  • 7Brooks D, Bose P, Srinivasan V, et al. New methodology for early-stage, mieroarehiteeture-level power-performanee analysis of mieroprocessors [J]. IBM Journal of Researeh & Development, 2003, 47(5/6): 653-670
  • 8Wang Hangsheng, Zhu Xinping, Peh Lishiuan, et al. Orion: a power-performance simulator for interconnection networks[ C] // Proceedings of the 35th Annual International Symposium on Microarchitecture, Istanbul, 2002:294-305
  • 9Coburn Joel, Ravi Srivaths, Raghunathan Anand. Power emulation: a new paradigm for power estimation [ C ] // Proceedings of the 42nd Annual Conference on Design Automation, Anaheim, California, 2005:700-705
  • 10Agarwal Amit, Kang Kunhyuk, Roy Kaushik. Accurate estimation and modeling of total chip leakage considering inter-& intra-die process variations [ C]//Proceedings of the 2006 International Conference on Computer-Aided Design, San Jose, California, 2006:736-741

共引文献15

同被引文献76

  • 1王永文,张民选.高性能微处理器微体系结构级功耗模型及分析[J].计算机学报,2004,27(10):1320-1327. 被引量:5
  • 2易会战,陈娟,杨学军,刘喆.基于语法树的实时动态电压调节低功耗算法[J].软件学报,2005,16(10):1726-1734. 被引量:12
  • 3Tan T K,Raghunathan A,Jha N K.Energy Macro-modeling of Embedded Operating Systems[J].ACM Transactions on Embedded Computing Systems,2005,4(1):231-254.
  • 4Feng Xizhou,Ge Rong,Cameron K W.Power and Energy Profiling of Scientific Applications on Distributed Systems[C]//Proc.of IPDPS'05.Denver,Colorado,USA:IEEE Press,2005.
  • 5Bui V,Norris B,Huck K,et al.A Component Infrastructure for Performance and Power Modeling of Parallel Scientific Appli-cations[C]//Proc.of CBHPC'08.Karlsruhe,Germany:[s.n.],2008.
  • 6Brooks D,Tiwari V,Martonosi M.Wattch:A Framework for Architectural-level Power Analysis and Optimizations[C]//Proc.of ISCA'00.Vancouver,Canada:ACM Press,2000.
  • 7Ye W,Vijaykrishnan N,Kandemir M,et al.The Design and Use of Simplepower:A Cycle-accurate Energy Estimation Tool[C]//Proc.O f the 37th Annual Design Automation Conference.New York,USA:ACM Press,2000.
  • 8Electronic Product Environmental Assessment Tool(EPEAT)[Z].[2010-04-01].http://www.epeat.net.
  • 9SPEC Ships Power_ssj2008 V1.10[Z].[2010-04-01].http://www.spec.org/power_ssj2008/.
  • 10Andersen D G,Franklin J,Kaminsky M,et al.FAWN:A Fast Array of Wimpy Nodes[C]//Proc.of SOSP'09.Big Sky,Montana,USA:ACM Press,2009.

引证文献3

二级引证文献39

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部