期刊文献+

产品ESD快速低成本测试方法

Methodology for Prompt and Low Cost ESD Test
下载PDF
导出
摘要 静电防护(ESD)测试是半导体集成电路可靠性的重要项目,存在ESD问题会对产品的可靠性造成致命的影响。而由于目前产品的ESD测试,必须经过成品封装后才能进行,这样就无法快速进行产品的ESD认证和评估。介绍了ESD测试中如何利用陶瓷双列直插式封装(ceramic DIP或SB)来快速实现产品的ESD测试。对于一些多管脚芯片产品,举例说明了一种共地连接、分组测试的方法,克服了该封装有管脚数量限制的局限性。该方法简单、低成本、并且可以快速完成。可以极大地减少相对于传统ESD评估或认证的时间和成本,随之也大大缩短了产品的研发认证周期。 ESD (electro static discharge.) test is an important item in IC reliability. It is lethal for a product with potential ESD concern. Currently, since the ESD test cannot be done until the chips are assembled, this brings difficulties on timely ESD qualifications and evaluations. The ESD tests were introduced using a ceramic DIP carrier (called "side-braze", SB) to realize earlier evaluations. For high pincount products, some cases were illustrated using common ground connection and separating the ESD tests to overcome the limitations on SB available leads. The proposed solution is simple, cost effective, and can be done much quicker. It greatly reduces the time and investment on the traditional ESD qualifications and evaluations leading to a much shortened cycle on product development.
机构地区 中芯国际
出处 《半导体技术》 CAS CSCD 北大核心 2009年第12期1216-1219,共4页 Semiconductor Technology
关键词 静电防护 共地连接 分组测试 双列直插陶瓷封装 ESD common ground connection grouping test ceramic DIP
  • 相关文献

参考文献7

  • 1GREEN T. A review of EOS/ESD field failures in military equipment[C]//Proc of the 10^th EOS/ESD Syrup. Reno, NV, USA, 1988:7-14.
  • 2Electrostatic discharge, sensitive testing human body model [S]. JESD22-A114D,2006 : 1-11.
  • 3Sensitive testing machine model[S]. JESIY22- 115- A, 1997: 1-8.
  • 4Field-induced charged device model test method for elecrostatic-discharge-withstand thresholds of microelectronic components[ S]. JESD22-C101C, 2004 : 1-8.
  • 5SATOH S. Improvement of degradation detection in ESD test for semiconductor products[J]. IEEE, 2002,2 (2) : 1047- 1051.
  • 6MAKSIMOVIC D, BLANC F, NOTERMANS G, et al. A methodology for the ESD test reduction for complex devices[C]//Proc of EOS/ESD Symp. Tucson, AZ, 2008 : 99-105.
  • 7KUO W, CHIEN W T K, KIM T. Reliability, yield, and stress burn-In a unified approach for microelectronics systems manufacturing and software development [M]. Boston, USA : Kluwar Science, 1998.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部