期刊文献+

一种星簇双环片上网络拓扑结构 被引量:3

Star-cluster double-loop topology for the network-on-chip
下载PDF
导出
摘要 随着半导体工艺的不断发展和芯片中所包含的IP核数目的增加,片上系统的互连结构对系统性能和面积具有极大的影响.为了减少节点度、减少链路和重用路由器节点,提出了一种规则的片上互连网络——星簇双环(Star-Cluster Double-Loop,SCDL(2m))拓扑结构,该拓扑结构具有4m个节点并且每个节点连接3个相邻节点和4个IP核.SCDL(2m)是一种拓扑结构简单、平面的、对称的并且具有良好扩展性的互连网络.SCDL(2m)互连网络节点采用一种新的约翰逊编码方法,使得路由算法简单高效.在不同负载和不同节点数量情况下,对SCDL(2m),Cluster-Ring和Cluster-Mesh网络的平均通讯延迟和平均吞吐量进行了模拟分析,结果表明SCDL(2m)互连网络较好的平衡了网络性能和成本,是一种简单高效的片上互连网络. With the feature size of semiconductor process reduced and IP(Intellectual Properties) cores increased, interconnection network architectures on the chip have a great influence on the performance and area of System on-Chip (SoC) design. Focusing on decreasing node degrees, reducing links and reusing the router node, a regular Network-on-Chip(NoC) architecture, named the Star-Cluster Double Loop(SCDL(2m)) interconnection network, is proposed. The topology of SCDL(2m) is simple, planar, symmetric and scalable in architecture, and it has 4m nodes. Each node connects three adjacent nodes and four IP cores. The nodes of SCDL(2m) adopt the Johnson coding scheme that can make the design of routing algorithm simple and efficient. The SCDL(2m) is compared with Cluster-Ring and Cluster-Mesh by simulation and analysis, both under a uniform load and under more realistic load assumptions in several network size scenarios. The results show that the SCDL (2m) topology is a good trade-off between performance and cost. It is a better topology for NoC.
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2009年第6期1063-1069,共7页 Journal of Xidian University
基金 国家自然科学基金资助(90607008) 国家"863"计划资助(2007AA01Z111)
关键词 片上系统 片上网络 网络拓扑 路由算法 system-on-chip, network-on-chip network topology routing algorithms
  • 相关文献

参考文献12

  • 1Benini L, Micheli G D. Networks on Chip: a New Paradigm for Systems on Chip Design [C]//Proceedings of Design Automation and Test in Europe Conference and Exhibition. Paris : IEEE, 2002 : 4.18-419.
  • 2Horowitz M, Dally W. How Scaling Will Change Processor Architecture[C]//IEEE International Solid-State Circuits Conference. San Francisco: IEEE, 2004: 132-133.
  • 3Daily W J, Towles B. Route Packets, Not Wires: On-chip Interconnection Networks [C]//Proceedi-ngs of Design Automation Conference. Las Vegas: IEEE, 2001:684-689.
  • 4徐阳扬,周端,杨银堂,王青松,廖峰.非对称GALS系统异步接口设计[J].西安电子科技大学学报,2007,34(2):294-297. 被引量:7
  • 5Ye T. On-chip Muhiprocessor Communication Network Design and Analysis[D]. California: Stanford University, 2003.
  • 6Hu J, Marculescu R. Energy-and Performance-aware Mapping for Regular NoC Architectures[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562.
  • 7Salminen E, Kulmala A, Hamalainen T D. Survey of Network-on-Chip Proposals [R/OL]. [2008-09-12]. http:// www. ocpip, org/socket/whitepapers/.
  • 8Salminen E, Kulmala A, Hamalainen T D. On Network-on-chip Comparison[C]//10th Euromicro Conference on Digital System Design Architectures, Methods and Tools. Lubeck: IEEE, 2007: 503-510.
  • 9Saneei M, Afzali-Kusha A, Navabi Z. Low-power and Low-latency Cluster Topology for Local Traffic NOCs[C]// Proceedings of IEEE International Symposium on Circuits and Systems. Island of Kos: IEEE, 2006: 1-5.
  • 10Jayasimha D N, Zafar B, Hoskote Y. On-Chip Interconnection Networks: Why They are Different and How to Compare Them [EB/OL]. [2008-09-12]. blogs, intel, com/research/terascale/.

二级参考文献2

共引文献6

同被引文献19

  • 1Rostislav D, Vishnyakov V, Friedman, et al. An Asynchronous Router for Multiple Service Levels Networks on chip [ C]// Proceedings of the 11 th IEEE International Symposium on Asynchronous Circuits and Systems. New York: IEEE CS Press, 2005: 44-53.
  • 2Asghari S A, Pedram H, Khademi M. A Flexible Design of Network on Chip Router based on Handshaking Communication Mechanism [ C] //Proceedings of the 14'h International CSI Computer Conference. Tehran: IEEE CS Press, 2009: 225-230.
  • 3Arun J. Networks-on-Chip Based High Performance Communication Architectures for FPGAs [ D]. Ohio: Univ of Cincinnati 2008.
  • 4Lu Z, Jantsch A. Admitting and Ejecting Flits in Wormhole-Switched Network on Chip [ J]. IET Computer &Digital Techniques, 2007, 1(5) : 546-556.
  • 5Cumings C E. Simulation and Synthesis Techniques for Asynchronous FIFO Design[ C/OL]. [ 2010-9-6]. http://www, sunburst- design, corn/papers/.
  • 6Apperson R W, Zhiyi Y, Meeuwsen M J, et al. A Scalable Dual-Clock FIFO for Data Transfers Between Arbitrary and Haltable Clock Domains [ J]. IEEE Trans on VLSI Systems, 2007, 15( 10): 1125-1134.
  • 7Samman F A, Hollstein T, Glesner M. Flexible Parallel Pipeline Network-on-chip Based on Dynamic Packet Identity Management [ C]//Proceedings of the 2008 IEEE International Parallel & Distributed Processing Symposium. New Jersey: IEEE, 2008: 1-8.
  • 8IETF RFC 4225. Mobile IP version 6 route optimization security design background [ S ].
  • 9BENINI L,MICHELI G D. Networks on chips: A new SoC paradigm[J]. IEEE Comput,2002,35( 1 ) :70-78.
  • 10GRATZ P, KIM C, MCDONALD R, et al. Implementation and evaluation of on-chip network architectures[ C ]//Proceedings of International Conference on Computer Design,2006:477-484.

引证文献3

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部