期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

稳定占空比高速SSTL_2 I/O缓冲器的实现

Design of SSTL_2 Standard I/O Buffers with Stable Duty Cycle
下载PDF
导出
摘要 应对时钟上升沿和下降沿均采集数据的芯片间高速接口,提出了一种输出占空比在50%左右、偏差范围±5%的支持SSTL_2标准的I/O缓冲器。利用互补有源电流镜差动对,实现在不同温度和工艺角下输出信号稳定的占空比偏差范围的输入接收器。为了验证电路实际工作性能,测试芯片在SMIC 0.18μm 1P6M混合信号工艺下流片。测试结果显示,333 MHz时,输出占空比为47%;200 MHz时,输出占空比为48%;与已报道的支持SSTL_2标准的接收器相比,工作在333 MHz时,输出占空比仍保持在45%到55%间,偏差范围减小约72%。 In view of high speed interfaces which samples on condition of both rising and falling edges, an SSTL_2 standard-supported I/O buffer was proposed, which featured a duty cycle of around 50% and a deviation range of ± 5%. Utilizing complementary differential pairs of current-mirror loads, an input receiver with invariable deviation range of duty cycle was implemented at different temperatures and process corners. Test chip was designed and fab- ricated in SMIC＇s 0. 18 μm 1P6M mixed signal process. Test results showed that the circuit had a duty cycle of 47% at 333 MHz and 48% at 200 MHz, respectively. Compared with existing SSTL-2 standard receiver, deviation of output duty cycle was reduced by 72% for operation at 333 MHz.
作者 屈小钢 杨海钢 孙嘉斌 韦援丰
机构地区 中国科学院电子学研究所 中国科学院研究生院
出处 《微电子学》 CAS CSCD 北大核心 2009年第6期778-781,785,共5页 Microelectronics
关键词 I/O缓冲器 SSTL_2标准 占空比 I/O buffer SSTL_2 Standard Duty cycle
分类号 TN402 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献8

  • 1SAKATA T, MORITA S, NAGASHIMA O, et al. A DDR/SDR-compatible SDRAM design with a threesize flexible column redundancy [C] // IEEE Symp VLSI Circ. Honolulu, HI, USA. 2000: 116-119.
  • 2TAKAI Y, FUJITA M, NAGATA K, et al. A 250 Mb/ s/pin 1 Gb double data rate SDRAM with a bi-directional delay and an inter-bank shared redundancy scheme [C]// IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA. 1999: 418-419.
  • 3HUANG C-H. Design and analysis of SSTL_2 I/O buffer for DDR applications [M]. Hsin-Chu: National Chiao-Tung University, 2005: 24-60.
  • 4RAZAVI B. Design of analog CMOS integrated circuits [M]. New York: McGraw-Hill Education, 2001: 121-131.
  • 5KER M-D, CHUANG C-H. ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0. 25-μm salicided CMOS process [C] // Proc IEEE 11^th IPFA. Taipei, China. 2004: 217-220.
  • 6侯立刚,谢通,李茉,吴武臣.IO单元自动排布算法IOAP[J].微电子学,2006,36(4):428-431. 被引量：1
  • 7KOO K H, LEE S-K, SEO J-H, et al. A versatile I/O with robust impedance calibration for various memory interfaces [C]//IEEE Int Syrup Circ and Syst. Island of Kos. 2006: 1003-1006.
  • 8JESD8-9B, Stub series terminated logic for 2. 5 V (SSTL_2) [S].

二级参考文献6

  • 1Pedram M,Chaudhary K,Kuh E S.I/O pad assignment based on the circuit structure[A].Proc ICCAD[C].Cambridge,MA,USA.1991.314-318.
  • 2Caldwell A,Kahng A B,Mantik S,et al.Implications of area-array I/O for row-based placement methodology[A].Proc IEEE Symp IC / Package Design Integration[C].Santa Cruz,CA,USA.1998.93-98.
  • 3Yasar G,Chiu C,Proctor R A,et al.I/O cell placement and electrical checking methodology for ASICs with peripheral I/Os[A].Int Symp Quality Electronic Design[C].San Jose,CA,USA.2001.71-75.
  • 4Chen H-M,Huang L-D,Liu I-M,et al.Simultaneous power supply planning and noise avoidance in floorplan design[J].IEEE Trans Comp Aid Des Integr Circ and Syst,2005,24(99):1-10.
  • 5Xiang H,Tang X-P,Wong M D F.Bus-driven floorplanning[J].IEEE Trans Comp Aid Des Integr Circ and Syst,2004,23(11):1522-1530.
  • 6Liu I-M,Chen H-M,Chou T-L,et al.Integrated power supply planning and floorplanning[A].Proc Asia and South Pacific Des Auto Conf[C].Yokohama,Japan.2001.589-594.
微电子学
2009年 第6期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部