期刊文献+

一种高速自控预充电灵敏放大器的设计 被引量:5

Design of a High-Speed and Automatically Swiched Precharge Sense Amplifier
下载PDF
导出
摘要 提出了一种用于非挥发性存储器的新型电压灵敏放大器。该电路采用一种可以自动关断、电流可控的预充电路,可以有效消除由于存储容量变大带来的巨大位线寄生电容的影响,有效提高了灵敏放大器的读取速度。经验证,该结构具有较快的读取速度,在3.3 V工作电压下,电路读取时间为11 ns。 A new voltage sense amplifier for nonvolatile memory was proposed. In this circuit, an automatically switched precharge circuit with adjustable current was adopted, which improved read speed of the sense amplifier by eliminating great effects of bitline parasitic capacitance resulting from larger memory capacity. The sense amplifier was implemented on a flash memory for verification. Test results showed that the proposed structure had a faster access time, which is 11 ns at 3. 3 V operating voltage.
出处 《微电子学》 CAS CSCD 北大核心 2009年第6期815-818,共4页 Microelectronics
关键词 自动关断 灵敏放大器 非挥发性存储器 Automatic switch Sense amplifier Nonvolatile memory
  • 相关文献

参考文献6

  • 1CONTE A, GIUDICE G L, PALUMBO G. A hign- performance very low-voltage current sense amplifier for nonvolatile memories [J]. IEEE J Sol Sta Circ, 2005, 4(2): 507-514.
  • 2AMIN A A M. Design and analysis of a high-speed sense amplifier for single-transistor nonvolatile memory cells [J]. IEEE Circ, Dev and Syst, 1993, 140(2) : 117-122.
  • 3TANZAWA T, TAKANO Y, TAURA T, et al. Design of a sense circuit for low-voltage flash memories [J]. IEEE J Sol Sta Circ, 2000, 35(10): 1415-1421.
  • 4TANZAWA T, TAKANO Y, TAURA T, et al. Design of a sense circuit for low-voltage flash memories [J]. IEEE J Sol Sta Circ, 2001, 36(2): 941-944.
  • 5苏腾,陈旭昀,李蔚.一种高速CMOS SRAM读出灵敏放大器的设计[J].微电子学,1996,26(2):88-91. 被引量:1
  • 6赵琳娜,潘培勇,陶建中,薛忠杰.SOI SRAM灵敏放大器中动态体放电技术研究[J].微电子学,2006,36(6):740-742. 被引量:2

二级参考文献3

  • 1Kuo J B.Low voltage SOI CMOS VLSI devices and circuits[M].New York:John Wiley & Sons,Inc,2001.51-57.
  • 2Schniebel R A,Houston T W,Rajgopal R,et al.A study of floating-body effects on inverter chain delay[A].Proc IEEE Int SOI Conf[C].Tucson,AZ,USA.1995.125-126.
  • 3Fossum J G,Chiang M-H,Houston T W.Design issues and insights for low-voltage high-density SOI DRAM[J].IEEE Trans Elec Dev,1998,45(5),1055-1062.

共引文献1

同被引文献27

  • 1房世林,李月影,何永华.一次编程(OTP)存储器的数据保持特性工艺研究[J].电子器件,2007,30(2):395-397. 被引量:2
  • 2徐飞,贺祥庆,张莉.一种40 ns 16 kb EEPROM的设计与实现[J].微电子学,2005,35(2):133-137. 被引量:5
  • 3施亮,高宁,于宗光.一种阵列布局优化的256kb SRAM[J].微电子学,2007,37(1):97-100. 被引量:6
  • 4RABAEY J M, CHANDRAKASAN A, NIKOLIC B.数字集成电路一电路、系统与设计[M].周润德,等译.第二版.北京:电子工业出版社,2004:467—495.
  • 5TSAI Y-H, LIN K-C, KUO C-H, et al. Nitride-based P-channel logic-compatible one-time-programmable cell with a new contact select gate [J]. IEEE Elec Dev Lett, 2009, 10(30):1090-1092.
  • 6YANG B-D, KIM L-S. A low-power ROM using single charge-sharing capacitor and hierarchical bit line [J]. IEEE Trans Very Large .Scale Integr Syst, 2006, 14(4) : 313-322.
  • 7SON J-P, KIM J H, AHN W S, et al. A highly reliable multi-cell antifuse scheme using DRAM cell capacitors [C] // IEEE Europ Sol Sta Circ Conf. Sevilla, Spain. 2010:482-485.
  • 8潘培勇,赵琳娜,王春早,薛忠杰.一种新型地址变化探测技术在SRAM中的应用[J].微计算机信息,2007,23(02Z):282-283. 被引量:2
  • 9GIOVANNI C, MICHELONI R, NOVOSEL D VLSI-design of non-volatile memories [M]. USA Springer, 2005: 269-301.
  • 10KATAOKA T, FUCHIGAMI I, NISHIDA , et al. A 1. 4 V 60 MHz access, 0. 25 tm embedded flash EEPROM [C // Proc IEEE Custom Integr Circ. San Diego, CA, USA. 1999: 243-246.

引证文献5

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部