期刊文献+

0.13μm GGNMOS管的ESD特性研究 被引量:2

The ESD Characteristics Research of 0.13μm GGNMOS
下载PDF
导出
摘要 当ESD事件发生时,栅极接地NMOS晶体管是很容易被静电所击穿的。NMOS器件的ESD保护机理主要是利用该晶体管的骤回特性。文章对NMOS管的骤回特性进行了详细研究,利用特殊设计的GGNMOS管实现ESD保护器件。文章基于0.13μm硅化物CMOS工艺,设计并制作了各种具有不同版图参数和不同版图布局的栅极接地NMOS晶体管,通过TLP测试获得了实验结果,并对结果进行了分析比较,详细讨论了栅极接地NMOS晶体管器件的版图参数和版图布局对其骤回特性的影响。通过这些试验结果,设计者可以预先估计GGNMOS在大ESD电流情况下的行为特性。 GGNMOS transistor is the most easy breakdown devise when ESD is happened. It's ESD protection mechanism based on their snapback characteristics, so it is necessary to analysis their snapback characteristics to design a GGNMOS device suitable for ESD. In this paper, the snapback characteristics of many gate-grounded NMOS (GGNMOS) devices with different device dimensions and layout floorplan have been discussed based on 0.13 μm technics. The results have been obtained from TLP test. Through analyzed the relations between snapback parameters and layout parameters have shown. From these results, the circuit designer can predict the behaviors of the GGNMOS devices under high ESD current stress.
出处 《电子与封装》 2009年第12期11-16,共6页 Electronics & Packaging
关键词 静电泄放(ESD) 栅极接地NMOS(GGNMOS) 骤回特性 electro-static discharge (ESD) gate-grounded nmos snapback characteristics
  • 相关文献

参考文献10

  • 1A.Amerasekera,S.Ramaswamy,Mi-Chang Chang,et al.Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations[].Procth IntReliability Physics Symp.1996
  • 2Ming-Dou Ker,Che-Hao Chuang,Wen-Yu Lo.Layout Design on Multi-finger Mosfet for On-Chip ESD Protec-tion Circuits in a0.18μm Salicided CMOS Process[].Procof theth IEEE International Conference on ElectronicsCircuits and Systems.2001
  • 3Jim-Hsing Lee,Jiaw-Ren Shih,Yi-Hsun Wu,et al.An Analytical Model of Positive H.B.M ESD Current Distri-bution and the Modified Multi-Finger Protection Structure[].Procth IPFA.1999
  • 4Amerasekera A,Duvvnury C.ESD in silicon integrated circuit[]..2002
  • 5Albert Wang.On-ChiP ESD Protection for Integrated Circuits. ISBN: 0-7923-7647-1 . 2002
  • 6C.Tung-Yang,and K.Ming-Dou."Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process"[].IEEE Transactions on Semiconductor Manufacturing.2003
  • 7Pierce D,Shiley W,Mulcahy B,et al.Electrical overstress test-ing of a 256K UVEPROM to rectangular and double exponen-tial pulses[].Proc EOS/ESD Symp.1988
  • 8K. Bock,,B. Keppens,,V. De Heyn,,G. Groeseneken,,L. Y. Ching,and A. Naem."Influence of Gate Length on ESD Performance For Deep Submicron CMOS Technology "[].Proc st EOS/ESD Symposium.1999
  • 9Oh K,Duvvury C,Salling C. et al.Analysis of Nonuniform ESD Current Distribution in Deep Submicron NMOS Transistors[].IEEE Transactions on Electron Devices.2002
  • 10Polgreen T. L.,Chatterjee A.improving the ESD failure threshold of silicided NMOS output transistor by ensuring uniform current flow[].IEEE Transactions on Electron Devices.1992

同被引文献7

引证文献2

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部