期刊文献+

SoC软硬件协同设计方法和技术简析 被引量:3

Brief Analysis of Hardware and Software Co-design Methods in SoC System
下载PDF
导出
摘要 集成电路制造技术的迅速发展已经可以把一个完整的电子系统集成到一个芯片上,即所谓的系统级芯片(Systemonachip,简称SoC)。随着其规模的不断增大,如何缩短开发时间、提高开发效率,是当今SoC设计领域中关注的问题之一。传统的设计方法是将硬件和软件分开来设计,在硬件设计完成并生产出样片后才能调试。软硬件协同设计则是代表系统的软件和硬件部分的协作开发过程。对比传统方法,设计工程师能够在设计早期进行调试,可以较早地进行软硬件的整合。软硬件协同设计是一种正在发展中的设计方法,文章讨论了其发展的背景过程以及一般的设计方法和所需注意的事项。 Integrate Circuit (IC) producing technique could settle a whole electric system on one chip which called System on a chip (SoC). With the continuous increase in its size, how to shorten development time and improve development efficiency is one of the concerns of SoC design. The traditional design in software and hardware is separated, only after hardware design is finished, testing procedure can be executed. The method of software and hardware co-design is totally different from the former that means software and hardware design is developing in the same time. Compared with the traditional methods, designer could debug and integrate hardware and software in an early stage. The co-design is one of the latest methods in SoC techniques which is flourishing rapidly. In this paper, we discuss its background and developing process, after that the general way of a co-design and some vital notes are expounded.
作者 王瑞明
出处 《电子与封装》 2009年第12期41-45,共5页 Electronics & Packaging
关键词 集成电路 SoC(System on a Chip) 软硬件协同设计 integrate circuit SoC (system on a chip) software and hardware co-design
  • 相关文献

参考文献3

二级参考文献18

  • 1成立,王振宇,景亮.SOC设计:IC产业链设计史上的重大革命[J].半导体技术,2004,29(12):8-12. 被引量:8
  • 2赵念强,鲍可进,申屠浩.基于Soc单片机C8051F的码头供给监控系统[J].微计算机信息,2005,21(3):70-71. 被引量:16
  • 3D.Edenfeld A.Allan and W.H.JoynerJr.etal."2001 technology roadmap for semiconductors".IEEE Journal of Computer,35(1),Jan2002.p42-53
  • 4http://grouper.IEEE.org/groups/1500/index.html
  • 5Venkata Immaneni and Srinivas Ramnn,"Direct Access Test Scheme--Design of Block and Core Cells for Embedded ASICs," In Proceedings IEEE International Test Conference (ITC),Sep 1990.p.488-492
  • 6D.Flynn,"AMBA:Enabling Reusable on-chip Designs," IEEE Micro,17(4),July/Aug.1997.
  • 7P.Harrod."Tesing Reusable IP--A Case Study," In Proc of IEEE International Test Conference,1999.p493-498
  • 8P.Varma and S.Bhatia,"A Structured Test Reuse Methodology for Core-Based System Chips" In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p294-302
  • 9E.J.Marinissen,R.Arendsen,G.Bos,H.Dingemanse,M.Lousberg,and C.Wouters,"A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores," In IEEE International Test Conference (ITC),Washington (DC),USA,Oct.1998.p284-293
  • 10M.Benabdenbi,W.Maroufi,and M.Marzouki,"Cas-Bus:A Scalable and Reconfigurable Test Acces Mechanism for Systems on a Chip," In IEEE Design Automation and Test in Europe (DATE),Paris,France,March 2000,p141-145.

共引文献11

同被引文献11

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部