期刊文献+

Application of Rollout Strategy to Test Points Selection for Integer-Coded Fault Wise Table 被引量:4

Application of Rollout Strategy to Test Points Selection for Integer-Coded Fault Wise Table
下载PDF
导出
摘要 Test points selection for integer-coded fault wise table is a discrete optimization problem. The global minimum set of test points can only be guaranteed by an exhaustive search which is eompurationally expensive. In this paper, this problem is formulated as a heuristic depth-first graph search problem at first. The graph node expanding method and rules are given. Then, rollout strategies are applied, which can be combined with the heuristic graph search algorithms, in a computationally more efficient manner than the optimal strategies, to obtain solutions superior to those using the greedy heuristic algorithms. The proposed rollout-based test points selection algorithm is illustrated and tested using an analog circuit and a set of simulated integer-coded fault wise tables. Computa- tional results are shown, which suggest that the rollout strategy policies are significantly better than other strategies. Test points selection for integer-coded fault wise table is a discrete optimization problem. The global minimum set of test points can only be guaranteed by an exhaustive search which is eompurationally expensive. In this paper, this problem is formulated as a heuristic depth-first graph search problem at first. The graph node expanding method and rules are given. Then, rollout strategies are applied, which can be combined with the heuristic graph search algorithms, in a computationally more efficient manner than the optimal strategies, to obtain solutions superior to those using the greedy heuristic algorithms. The proposed rollout-based test points selection algorithm is illustrated and tested using an analog circuit and a set of simulated integer-coded fault wise tables. Computa- tional results are shown, which suggest that the rollout strategy policies are significantly better than other strategies.
出处 《Journal of Electronic Science and Technology of China》 2009年第4期308-311,共4页 中国电子科技(英文版)
基金 supported by Commission of Science Technology and Industry for National Defence of China under Grant No.A1420061264 National Natural Science Foundation of China under Grant No.60934002 General Armament Department under Grand No.51317040102)
关键词 Heuristic graph search integer-coded fault wise table optimization rollout strategy test points selection. Heuristic graph search, integer-coded fault wise table, optimization, rollout strategy, test points selection.
  • 相关文献

参考文献14

  • 1X. Liu and Y.-L. Xiong, "Enhancing SAT-based test pattern generation," Journal of Electronic Science and Technology of China, vol. 3, no. 2, pp. 134-139, 2005.
  • 2W. Hochwald and J. D. Bastian, "A DC approach for analog fault dictionary determination," IEEE Trans. on Circuits System, vol. 26, no. 7, pp. 523-529, Jul. 1979.
  • 3P.-M. Lin and Y. S. Elcherif, "Analogue circuits fault dictionary-new approaches and implementation," International Journal of Circuit Theory Application, vol. 13, no. 2, pp. 149-172, 1985.
  • 4V. C. Prasad and N. S. C. Babu, "Selection of test nodes for analog fault diagnosis in dictionary approach," IEEE Trans. on Instrumentation and Measurement, vol. 49, no. 6, pp. 1289-1297, Dec. 2000.
  • 5J. A. Starzyk, D. Liu, Z.-H. Liu, D. E. Nelson, and J. O. Rutkowski, "Entropy-based optimum test nodes selection for analog fault dictionary techniques," IEEE Trans. on instrumentation and Measurement, vol. 53, no. 3, pp. 754-761, Jun. 2004.
  • 6G. N. Stenbakken and T. M. Souders, "Test point selection and testability measure via QR factorization of linear models," IEEE Trans. on Instrumentation and Measurement, vol. 36, no. 6, pp. 406-410, Jun. 1987.
  • 7J. Spaandonk and T. Kevenaar, "Iterative test-point selection for analog circuits," in Proc. of the 14th VLSI Test Symposium, May 1996, pp. 66-71.
  • 8K. K. Pinjala and B. C. Kim, "An approach for selection of test points for analog fault diagnosis," in Proc. of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Boston, Massachusetts, 2003, pp. 287-294.
  • 9T. Golonek and J. Rutkowski. "Genetic-algorithm-based method for optimal analog test points selection," IEEE Trans. on Circuits and Systems if: Express Briefs, vol. 54, no. 2, pp. 117-121, Feb. 2007.
  • 10V. C. Prasad and S. N. Rao Pinjala, "Fast algorithms for selection of test nodes of an analog circuit using a generalized fault dictionary approach," Circuits, Systems, and Signal Process, vol. 14, no. 6, pp. 707-724, 1995.

同被引文献28

引证文献4

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部