期刊文献+

基于NiosⅡ的数字信号源的SOPC设计 被引量:2

Design of digital signal source based on NiosⅡ by using SOPC
下载PDF
导出
摘要 研究了基于NiosⅡ嵌入式软核处理器的全数字通用信号源的SOPC设计与实现方法,阐述了该信号源的总体设计方案,重点介绍了FPGA中自定义组件的设计,信号发生模块的设计,给出了信号发生模块的顶层设计原理图及时序仿真结果。该信号源可以灵活地实现任意波形输出,并且输出频率稳定、准确,波形质量好和输出频率范围宽,具有很高的应用价值。采用SOPC方案进行系统设计,充分利用FPGA的可编程性,整个开发过程变得灵活方便。 The developing method and design of digiatal signal Source for SOPC is studied based on Nios Ⅱembedded processor. The overall design plan for this signal sourace is illustrated. The design of user-defined components and signal produced module are introduced mainly. The top-level designfor schematic diagram and the sequential simulate result of the signal produced module are presented. This signal generator has better application value because it can realize the output freely in random waveform and the output frequency is characterized by good stability, high precision, better waveform and wideband. Adopting SOPC plan to design system can make fully use of the FPGA programmabirity and the whole development process becomes free and convenient.
作者 李鸿
出处 《电子测量技术》 2009年第12期118-122,130,共6页 Electronic Measurement Technology
关键词 NiosⅡ SOPC 数字信号源 DDS 双口RAM Nios Ⅱ SOPC Digital Signal Source DDS(Direct Digital Synthesis) Dual-port RAM
  • 相关文献

参考文献9

二级参考文献25

共引文献95

同被引文献20

引证文献2

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部