期刊文献+

Low-power variable frequency PFC converters

Low-power variable frequency PFC converters
原文传递
导出
摘要 Based on the SinoMOS 1 μm 40 V CMOS process, a novel power factor corrention (PFC) converter with a low-power variable frequency function is presented. The circuit introduces a multi-vector error amplifier and a programmable oscillator to achieve frequency modulation, which provides a rapid dynamic response and precise output voltage clamping with low power in the entire load. According to the external load variation, the system can modulate the circuit operating frequency linearly, thereby ensuring that the PFC converter can work in frequency conversionmode. Measured results show that the normal operating frequency of the PFC converter is 5-6 kHz, the start-up current is 36 μA, the stable operating current is only 2.43 mA, the efficiency is 97.3%, the power factor (PF) is 0.988, THD is 3.8%, the load adjust rate is 3%, and the linear adjust rate is less than 1%. Both theoretical and practical results reveal that the power consumption of the whole supply system is reduced efficiently, especially when the load varies. The active die area of the PFC converter chip is 1.61 ×1.52 mm^2. Based on the SinoMOS 1 μm 40 V CMOS process, a novel power factor corrention (PFC) converter with a low-power variable frequency function is presented. The circuit introduces a multi-vector error amplifier and a programmable oscillator to achieve frequency modulation, which provides a rapid dynamic response and precise output voltage clamping with low power in the entire load. According to the external load variation, the system can modulate the circuit operating frequency linearly, thereby ensuring that the PFC converter can work in frequency conversionmode. Measured results show that the normal operating frequency of the PFC converter is 5-6 kHz, the start-up current is 36 μA, the stable operating current is only 2.43 mA, the efficiency is 97.3%, the power factor (PF) is 0.988, THD is 3.8%, the load adjust rate is 3%, and the linear adjust rate is less than 1%. Both theoretical and practical results reveal that the power consumption of the whole supply system is reduced efficiently, especially when the load varies. The active die area of the PFC converter chip is 1.61 ×1.52 mm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第1期83-87,共5页 半导体学报(英文版)
基金 supported by the National Natural Science Foundation of China(Nos.60676009,60776034) the Doctoral Foundation of Ministry of Education of China(No.20050701015) the National Outstanding Young Scientist Foundation of China(No.60725415).
关键词 power factor correction pulse width modulation variable frequency multi-vector error amplifier programmable oscillator power factor correction pulse width modulation variable frequency multi-vector error amplifier programmable oscillator
  • 相关文献

参考文献6

  • 1Brown R, Soldano M. One cycle control IC simplifies PFC designs. APEC, 2005, 2(2): 825.
  • 2Zhu Zhangming, Yang Yintang. A CMOS flyback PWM controller with low no-load power consumption. Journal of Semiconductors, 2008, 29(11): 2275.
  • 3Karaarslan A. Hysterisis control of power factor correction with a new approach of sampling technique. IEEE 25th Electrical and Electronics Engineers in Israel, 2008:765.
  • 4Sun J. On the zero-crossing distortion in single-phase PFC converters. IEEE Trans Power Electron, 2004, 19(3): 685.
  • 5Wen C C, Chen C L. Magamp application and limitation for multiwinding flyback converter. IEE Proc Electric Power Applications, 2005, 152(3): 517.
  • 6Haron R, Orabi M, El-Sadek M Z, et al. Study of nonlinearcarrier control stability for PFC boost converters. 12th International Middle-East Power System Conference, 2008, 12(15): 475.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部