期刊文献+

一种基于寄存器压力的VLIWDSP分簇算法 被引量:9

Register based algorithm for VLIW DSP cluster assignment
下载PDF
导出
摘要 寄存器是程序运行时最宝贵的资源之一,软件流水在对VLIW DSP指令调度的同时,会显著增加寄存器的压力,从而导致寄存器溢出,软件流水中止。在以往的研究中,软件流水之前的指令分簇会更多地考虑指令并行性,往往会把寄存器的压力交给寄存器分配阶段,当物理寄存器不够分配时会造成寄存器溢出。通过考察指令运行时的寄存器压力情况对指令进行分簇,这样可根据各个簇的寄存器压力的动态信息减少寄存器的溢出,提高指令运行效率。 Register is one of the most valuable resources. Software pipelining could bring about register pressure while scheduling instruction of VLIW DSP, which would cause register spill and software pipelining suspension. In the past research, instruction clustering pay more attension on instruction parallelism, and pass the register pressure to register allocator. In this paper, the authors clustered instruction through run-time inspection of the register command pressure. This is a dynamic method, according to all the pressure of each cluster's register, which can reduce register spill and improve the efficiency of the program.
出处 《计算机应用》 CSCD 北大核心 2010年第1期274-276,共3页 journal of Computer Applications
关键词 超长指令字 编译器 分簇 寄存器压力 软件流水 模变量扩展 Very Long Instruction Word (VLIW) compiler clustering register pressure software pipelining modulo variable extension
  • 相关文献

参考文献7

  • 1DESOLI G. Instruction assignment for clustered VLIW DSP compilers: A new approach[ EB/OL]. [ 2009 - 06 - 20]. http://www. hpl. hp. com/techreports/98/HPL-98-13, pdf.
  • 2LAPINSKII V, JACOME M F, VECIANA G A. Cluster assignment for high performance embedded VLIW processors[ J]. ACM Transactions on Design Automation of Electronic Systems, 2002, 7(3) : 430 - 454.
  • 3HWU W W. The IMPACT Research Group[ EB/OL]. [ 2009 - 03 - 15]. http://impact, crhc. illinois, edu/.
  • 4RAU B R. Iterative modulo scheduling: An algorithm for software pipelining loops[ C]//Proceedings of the 27th International Symposium on Microarchitecture. New York: ACM, 1994:63 - 74.
  • 5CHOW F. Register allocation by priority-based coloring[ J]. ACM SIGPLAN Notices, 1984, 19(6) : 222 -232.
  • 6PHILIP B. Gibbons Efficient instruction scheduling for a pipelined architecture[ J]. ACM SIGPLAN Notices, 1986, 21 (7) : 11 - 16.
  • 7The Institute for Integrated Signal Processing Systems . DSPstone [ EB/OL]. [ 2009 -03 -20]. http://www, ert. rwth-aaehen, de/ Projekte/Tools/DSPSTONE/dspstone htmt.

同被引文献46

  • 1李文龙,陈彧,林海波,汤志忠.3种提高软件流水有效性的算法:比较和结合[J].软件学报,2005,16(10):1822-1832. 被引量:2
  • 2赵常智,刘春林,胡定磊,陈书明.一种支持SIMD指令的表驱动的代码选择技术[J].计算机应用研究,2006,23(6):45-48. 被引量:2
  • 3SIMD[EB/OL]. en. wikipedia, org/wiki/SIMD.
  • 4Cheng G, Lain M. An optimizer for multimedia instruction sets[R]. Proceedings of the 2nd SUIF Compiler Workshop, Stan{ord University, 1997.
  • 5Krall A, Lelait S. Compilation techniques for multimedia processors [ J]. International Journal of Parallel Programming, 2000, 28(4) .. 347 361.
  • 6Wu P, gichenberger A E, Wang A. Efficient SIMI) code generation for runtime align ment and length conversion [C]// Proceedings of the International Symposium on Code Generation and Optimization. Los Alamitos, USA: IEEE Press, 2005:153 164.
  • 7Fraser C W, Hanson D R, Proebsting T A. Engineering a simple, efficient code-generator generator [J]. ACM Letters on Programming Languages and Systems, 1992, 1(3): 213-226.
  • 8Larsen S, Amarasinghe S. Exploiting superword level parallelism with multimedia instruction sets [ C]// Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation. New York, USA: ACM Press, 2000: 145-156.
  • 9Hohenauer M, Engel F, Leupers R, et al. A SIMD optimization framework for retargetable compilcrs[J].ACM Transactions on Architecture and Code Optimization, 2009, 6(1): 1-27.
  • 10Hwu W W. The IMPACT Research Group[EB/OL]. http://impact, crhc. illinois, edu/.

引证文献9

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部