期刊文献+

FPGA和NiosⅡ软核的语音识别系统的研究 被引量:5

Speech recognition system on FPGA and Nios Ⅱ softcore
下载PDF
导出
摘要 嵌入式语音识别的应用还是比较少,主要还是通过DSP实现,而且准确率还不是太高。提出一种基于FPGA和NiosII软核处理器的嵌入式语音识别系统的设计方案。系统以EP2C35 CycloneII芯片和NiosII处理器为基础,采用软硬件结合的设计方式,共同完成语音识别的设计。系统结合改进的端点检测方法,提取线性预测倒谱系数(LPCC)的音频信号特征,采用IP核硬件实现动态时间规整(DTW)的识别算法,能达到较高的识别准确率。 There are a few applications of speech recognition in embeded system,mainly emplemented by DSP,and the accuracy is low.An embedded speech recognition system based on FPGA and NiosII is recommended.The design uses EP2C35 Cyclone II chip,NiosII processor and combines software with hardware.Combined with advanced endpoint detection method,the audio signal feature in this system,is the Linear Prediction Cepstrum Coefficient(LPCC) and recognition algorithm is Dynamic Time Warping(DTW) by IP core.The system reaches high speech recognition accuracy.
出处 《计算机工程与应用》 CSCD 北大核心 2010年第2期60-62,166,共4页 Computer Engineering and Applications
关键词 语音识别 现场可编程门阵列 线性预测倒谱系数 动态时间规整 IP核 speech recognition Field Programmable Gate Array(FPGA) Linear Prediction Cepstrum Coefficien(tLPCC) Dynamic Time Warping(DTW) IP core
  • 相关文献

参考文献2

二级参考文献7

共引文献9

同被引文献33

  • 1邵慧,王冠,刘若伦.乐音信号起始时间检测之谱能流法的评价与改进[J].长春工业大学学报,2006,27(3):226-229. 被引量:1
  • 2TSAI W-T, WEI Xiao, PAUL R, et al. Service-oriented system engineering (SOSE) and its applications to embedded system development[J] Serviee Oriented Computing and Applications, 2007, 1(1): 3-17.
  • 3PETROV P, ORAILOGLU A. Dynamic tag reduction for low-power caches in embedded systems with virtual memory[J]. International Journal of Parallel Programming, 2007, 35(2): 157-177.
  • 4Xilinx Inc. Virtex-Ⅱ platform FPGAs complete data sheet[G]. 2005.
  • 5MATTAUSCH H J. Hierarchical N-port memory architecture based on I-port memory cells[C]//Solid-State Circuits Conference, 1997. ESSCIRC'97, Proceedings of the 23rd European. [S.I.]: IEEE, 1997: 348-351.
  • 6WANG Zuo, GU Yi-jun. A hierarchical architecture of N-port memory based on FPGA[C]//Intemational Conference on Convergence Information Technology. Washington, DC, USA: IEEE Computer Society, 2007: 157-161.
  • 7Xilinx Inc. Virtex 2.5 V field programmable gate arrays[G]. 2000.
  • 8GU Yi-jun, WANG Zuo. Mapping N-port memory with dual-port array[C]//World on Computer Science and Information Engineering. Las Vegas: [s.n.], 2008: 444-447.
  • 9MATTAUSCH H J, YAMADA K. Application of port-access-rejection probability theory for integrated N-port memory architecture optimization[J]. Electronics Letters, 1998, 34(9): 861-862.
  • 10Yiannacouras P, Steffan J G, Rose J. Exploration and customization of FPGA-Based soft processors [J]. ComputerrAided Design of Integrated Circuits and Systems, 2007,26(2) : 266-277.

引证文献5

二级引证文献14

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部