期刊文献+

一种SPM周期准确功耗模型分析与实现

SPM cycle accurate power model analysis and implementation
下载PDF
导出
摘要 功耗问题是限制嵌入式设备发展的瓶颈之一。嵌入式系统中,为了降低嵌入式处理器的整体功耗,使用SPM(Scratch-Pad Memory)部件来替换cache部件。提出了一个SPM周期准确功耗模型。模型通过扩展SimpleScalar模拟器模拟程序执行时对SPM的访问,获得电路输入状态,并利用集成到模拟器中周期准确的SPM功耗模型计算SPM功耗,模型克服了电路级模型可扩展性较差的缺陷,通过在SimpleScalar中配置相关参数,模拟不同大小和结构SPM的功耗。实验表明模型能够准确模拟SPM功耗(误差不超过10%)。对SPM低功耗设计和优化具有一定的指导意义。 Power dissipation has become one of the critical problems in the embedded equipment design.In order to reduce the power-consumption in embedded system,Scratch-Pad Memory(SPM) has been introduced to replace cache.A SPM cycle accurate power model is proposed.The model uses the extended SimpleScalar simulator to simulate SPM accesses when a code is executed,then exports the status of circuit input.The model calculates the power based on the model integrated in the simulator,also the model can be extended by configure the parameters in SimpleScalar to simulate the SPM power of different size and configuration.Experiment results show that the model can simulate SPM power accurately(the relative error within 10%).
出处 《计算机工程与应用》 CSCD 北大核心 2010年第2期63-65,173,共4页 Computer Engineering and Applications
基金 国家自然科学基金(No.60673165) 湖南省自然科学基金(No.07jj5077)~~
关键词 SimpleScalar模拟器 片上存储器 周期准确 功耗模型 SimpleScalar simulator Scratch-Pad Memory(SPM) cycle accurate power model
  • 相关文献

参考文献12

  • 1Montanarlo J.A16.-MHz,32-b,0.5W COMS RISC microprocessor[J]. Digital Technicl Journal, 1996,9(2) :49-62.
  • 2Tarjan D,Thoziyoor S,Jouppi N P.CACTI 4.0,HPL-2006-86[R].HP Laboratories Palo Alto, 2006-06-02.
  • 3Brooks D.Wattch:A framework for architectural-level power analysis and optimizations[C]//Proceedings of the Annual International Symposium on Computer Architecture,June 2000:83-94.
  • 4Mamidipaka M.IDAP:A tool for high-level power estimation of custom array structures[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,23(9):1361-1369.
  • 5Do M Q.Parameterizable architecture-level SRAM power model using circuit-simulation backend for leakage calibration[C]//ISQED 2006, March 2006:557-563.
  • 6Do M Q.Leakage-conscious architecture-level power estimation for partitioned and power-gated SRAM arrays[C]//ISQED 2007,March 2007 : 185-191.
  • 7Vijaykrishnan N.Energy-driven integrated hardware-software optimizations using SimplePower[C]//Proc 27th Int Syrup on Computer Architecture,May 2000.
  • 8Burger D,Austin T M.The SimpleScalar toolset version 2.0[R].University of Wisconsin-Madison, 1997.
  • 9Banakar R,Steinke S,Lee B,et al.Scratchpad memory:A designed alternative for cache on-chip memory in embedded system[C]//Proceedings of the Tenth International Symposium on Hardware/Software Codesign(CODES 2002).Estes Park,Colorado:ACM Press,2002: 73-78.
  • 10Mehta H,Owens R M,Irwin M J.Energy characterization based on clustering[C]//Proc 33rd ACM/IEEE Design Automation Conference, 1996: 702-707.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部