期刊文献+

事务级随机测试功能验证方法 被引量:2

Functional verification using random testing transaction level
原文传递
导出
摘要 针对事务级和寄存器传输级(RTL)功能验证效率低的问题,提出了采用随机测试在片上系统(SoC)事务级进行功能验证的方法,用对比评估法论证了该方法的有效性.采用高级建模语言构建事务级的测试平台,并采用多种随机化机制生成测试向量.有效性评估结果表明,划分测试仅在错误区包含某个或几个子域的特殊情况下优于随机测试的验证效果,而随机测试则可能在更一般的情况下优于划分测试的验证效果.实验证明该方法具有较高的功能覆盖率和较低的测试成本. In view of the lower efficiency of the functional verification for the register transfer level verification and the transaction level verification, a functional verification method based on the random testing for the transaction level of the system-on-chip was proposed. The testing validity of this method was evaluated theoretically by the comparison approach. The testbench was designed using advanced modeling language. The testcases were generated using many approaches of randomization. The evaluation result indicates that the efficiency of the partition testing is better than that of the randora testing only when one or more subdomains are covered over with the area of errors, although the efficiency of the random testing is generally better than that of the partition testing. The experimental result indicated that the proposed method has a good performance in functional coverage and the cost of testing.
出处 《华中科技大学学报(自然科学版)》 EI CAS CSCD 北大核心 2010年第1期73-76,共4页 Journal of Huazhong University of Science and Technology(Natural Science Edition)
基金 国家高技术研究发展计划重大专项资助项目(2002AA1Z1490) 高等学校博士学科点专项科研基金资助项目(20040486049) 华为技术有限公司高校合作研究基金资助项目
关键词 超大规模集成电路 功能验证 随机过程 测试平台 事务级 very large scale integration (VLSI) function verification random processes testbench transaction level
  • 相关文献

参考文献9

  • 1Lahbib Y, Missaoui O, Hechkel M, et al. Verification flow optimization using an automatic coverage driven testing policy[C] // Proceedings of the Design and Test of Integrated Systems in Nanoscale Technology. La Marsa: IEEE Press, 2006: 94-99.
  • 2Bergeron J. Writing testbenches: functional verification of HDL models[M]. Boston: Kluwer Academic Publishers, 2000.
  • 3童琨,边计年.片上系统设计中事务级建模技术综述[J].计算机辅助设计与图形学学报,2007,19(11):1365-1372. 被引量:6
  • 4Maraninchi F, Moy M, Cornet J, et al. SystemC/ TLM semantics for heterogeneous system-on-chip validation[C] // Proceedings of the 2008 Circuits and Systems and TAISA. Montreal: IEEE Press, 2008: 281-284.
  • 5Boukheehem S, Bourennane E B. TLM platform based on SystemC for STARSoC design space exploration[C].// Proceedings of the Adaptive Hardware and Systems. Noordwijk: IEEE Press, 2008: 354- 361.
  • 6Cornet J, Maraninchi F, Maillet-contoz L. A method for the efficient development of timed and untimed transaction-level models of systems-on-chip[C]// Proceedings of the Design, Automation and Test in Europe 2008. Munich: IEEE Press, 2008: 9-14.
  • 7刘景宁,舒芳,童薇,张宇.SoPC光纤通道控制器IP核的仿真验证[J].华中科技大学学报(自然科学版),2008,36(10):91-94. 被引量:5
  • 8Frankl P G, Hamlet R G. Evaluating testing methods by delivered reliability[J]. IEEE Transactions on Software Engineering, 1998, 24(8): 586-601.
  • 9HeZhen,CaoYang,ZhangJun-xin,MaQin-sheng.Implementation of Transaction Level AMBA Bus Models Using SystemC[J].Wuhan University Journal of Natural Sciences,2004,9(2):198-202. 被引量:1

二级参考文献51

  • 1石晓郁.片上系统设计中的事务级建模方法[J].微计算机信息,2006,22(02Z):191-193. 被引量:3
  • 2Donlin A. Transaction level modeling: flows and use models[C] //Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Stockholm, 2004:75-80
  • 3Balarin F, Passerone R. Functional verification methodology based on formal interface specification and transactor generation [C] //Proceedings of the 9th Design, Automation and Test in Europe Conference and Exhibition, Munich, 2006 : 1-6
  • 4Jindal R, Jain K. Verification of transaction-level SystemC models using RTL testbenehes[ C] //Proceedings of the 1st ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Washington D C, 2003:199 203
  • 5Rissa T, Cheung P Y, Luk W. Mixed abstraction execution for the SoftSONIC virtual hardware platform[ C] //Proceedings of the 48th Midwest Symposium on Circuits and Systems, Cincinnati, 2005:976-979
  • 6Regimbal S, Savaria Y, Bois G. Verification strategy determination using dependence analysis of transaction-level models [ C] //Proceedings of the 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, Banff, 2004:87-92
  • 7Habibi A, Tahar S, Samarah A, et al. Efficient Assertion Based Verification using TLM [ C ] //Proceedings of the 9th Design, Automation and Test in Europe Conference and Exhibition, Munich, 2006:1-6
  • 8Klingauf W. Systematic transaction level modeling of embedded systems with SystemC [ C] //Proceedings of the 8tb Design, Automation and Test in Europe Conference and Exhibition, Munich, 2005:566-567
  • 9Cai L, Gajski D. Transaction level modeling: an overview[ C] ]] Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Newport Beach, 2003: 19-24
  • 10Kogel T. TLM peripheral modeling for platform-driven ESL design-using the SystemC modeling library [R]. San Jose: CoWare, 2006

共引文献9

同被引文献7

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部