期刊文献+

亚阈值32位数据通路设计 被引量:1

Design of a sub-threshold 32-bit datapath
原文传递
导出
摘要 亚阈值数字电路技术是特殊的超低功耗技术,适用于对低功耗要求苛刻,但速度要求不高的应用领域。该文提出了亚阈值数字标准单元设计方法,从尺寸、驱动、结构几方面设计了亚阈值数字标准单元库。一个采用亚阈值单元库设计的32位数据通路结果表明:与采用传统库相比,数据通路的噪声容限提高了8%,工作频率提高了42%,能耗降低了27%,能量延迟积降低了49%,漏电流降低了64%。 Sub-threshold digital circuits is an ultra-low power technology for applications that do not require high speed. This paper provides circuit design methods for sub-threshold standard cells including size, drive capability, and structure for a sub-threshold digital standard library. Simulations of a 32-bit data-path designed using the sub-threshold cells show that the noise margin of the new data-path is improved by 8%, the frequency by 42%, the energy consumption by 27%, the Energy-Delay Product (EDP) by 49% and the leakage current by 64% compared with the convention library.
出处 《清华大学学报(自然科学版)》 EI CAS CSCD 北大核心 2010年第1期9-12,共4页 Journal of Tsinghua University(Science and Technology)
基金 国家自然科学基金资助项目(60475018)
关键词 亚阈值数字电路 超低功耗 标准单元 标准单元库 数据通路 sub-threshold digital circuit ultra-low power standard cell standard library data-path
  • 相关文献

参考文献12

  • 1Chen J H, Clark L T, Cao Y. Robust design of high fan-in/out subthreshold circuits [C]// Proceedings of the 2005 International Conference on Computer Design (ICCD'05), 2005:405-410.
  • 2Paul B C, Raychowdhury A, Roy K. Device optimization for digital subthreshold logic operation [J]. IEEE Trans on Electrons on Devices, 2005, 52(2) : 237 - 247.
  • 3Kim C, Soeleman H, Roy K. Ultra-low-power DLMS adaptive filter for hearing aid applications [J]. IEEE Trans. Very Large Scale Integrated (VLSI) Syst, 2003, 11(6), 1058 - 1067.
  • 4Zhai B, Nazhandali L, Olson J, et al. A 2.60 pJ/inst subthreshold sensor processor for optimal energy efficiency [C]// VLSI Circuits Dig. Teeh. Papers, 2006:154 -155.
  • 5Kim T, Liu J, Keane J, et al. A high-density subthreshold SRAM with data-independent bitline leakage and virtual ground replica scheme [C]// IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007:329-330.
  • 6Zhai B, Blaauw D, Sylvester D, et al. A sub-200 mV 6T SRAM in 130 nm CMOS [C]// IEEE Int. Solid-Sta Circuits Conf. (ISSCC)Dig. Tech. Papers, 2007: 332-333.
  • 7Cheng Y. BSIM3 Version 3.0 Manual [M]. University of California Berkeley, Electronics Research Laboratory (1995).
  • 8Ogura T, Yamamoto T, Saito Y, et al. A shallow trench isolation with SiN guard-ring for sub-quarter micron CMOS technologies [C]//VLSI Technology Digest of Technical Papers, 1998:210-211.
  • 9Matsuda S, Sato T, Yoshimura H, et al. Toyoshima. Novel corner rounding process for shallow trench isolation utilizing MSTS [C] //IEDM Tech. Dig., 1998: 137- 140.
  • 10Poon H C, Yan L D, Jhonston R L. DC model for short-channel IGFET's [C]//Intern. Electron Devices Meeting Techn. Dig. , 1973:156 -159.

同被引文献1

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部