期刊文献+

一种新型的单电子数值比较器 被引量:2

A novel numerical comparator based on single electron devices
下载PDF
导出
摘要 基于单电子晶体管的I-V特性,在构建反相器的基础上,推出了或非门及与或非逻辑门,并最终实现了一种新型的2位单电子数值比较器,利用SPICE模拟器验证了电路设计的正确性.该比较器结合了单电子晶体管与MOS管的优点.分析结果表明:与仅由单电子晶体管实现的比较器相比,电路的驱动能力提高的同时减少至少12个晶体管;与具有相同逻辑结构的CMOS实现的电路相比,该新型比较器使用了简单的单电子器件,使得电路的结构尺寸得到了极大的缩小,电路的功耗仅在10-10W数量级上,为将来超大规模集成电路进一步微型化奠定了基础. Based on the bV characteristics of single-electron transistor, a close analysis was conducted by the proposed inverter based on single electron devices. On the basis of this inverter NOR and AND-OR-INVERT logic gates were presented, thus achieving the circuit of two-bit numerical comparator. The accuracy of the circuit was verified by SPICE. The single electron circuit shared the merits with both SET circuit and MOS circuit. Compared with the pure SET circuits, this one considerably augmented in its voltage gain and drive capability, and the number of electronic devices in circuit was decreased at least 12 transistors. Compared with the CMOS circuit based on the same logic structure, this one used a simple single electron nano-device that greatly reduced the circuit size, and the power depletion only had 10 ^-10 W magnitude. These advantages may establish the base for the more micromation of future VLSI.
出处 《浙江大学学报(理学版)》 CAS CSCD 北大核心 2010年第1期59-62,66,共5页 Journal of Zhejiang University(Science Edition)
基金 陕西省自然科学基础研究计划项目(2005F20) 空军工程大学理学院科研资助项目(2005ZK19)
关键词 数值比较器 反相器 单电子晶体管 MOS管 SPICE numerical comparator inverter single-electron transistor MOS transistor SPICE
  • 相关文献

参考文献8

  • 1ZHANG W C, WY N J, HASHIZUME T. Novel hybrid voltage controlled ring oscillators using single electron and MOS transistors [J]. IEEE Trans on Nanoteehnology, 2007,6 ( 2 ): 170 - 175.
  • 2PARKKS, KIMSJ, BAEK IB, et al. SOI single-electron transistor with low RC delay for logic cells and SET/FET hybrid ICs [J]. IEEE Trans on Nanotechnology, 2005,4(2) : 242-248.
  • 3MAHAPPATRA S, ADRIAN M I. Realization of multiple valued logic and memory by hybrid SETMOS architecture[J]. IEEE Trans on Nanotechnology, 2005, 4(6) :705-714.
  • 4INOKAWA H, FUJIWARA A, TAKAHASHI Y. A multiple-valued logic and memory with combined single- electron and metal-oxide-semi-conductor transistors [J]. IEEE Trans on Electron Deviees, 2003, 50(2):462- 470.
  • 5LI Q, CAI L, ZHOU Y J, et al. Design and simulation of logic circuits by combined single-electron/MOS transistor structures [C]//Proceedings of the 3th IEEE NEMS, January 6-9, 2008, Sanya, China, 210-214.
  • 6李芹,蔡理,王森,吴刚.一种新型单电子-MOS晶体管混合的半加器电路[J].空军工程大学学报(自然科学版),2008,9(1):78-81. 被引量:3
  • 7MAHAPATRA S, VAISH V, WASSHUBER C. Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design[J]. IEEE Trans on Electron Devices, 2004,51(11) :1772-1781.
  • 8刘河潮,蔡理,王森.一种基于多输入单电子晶体管的比较器电路[J].微电子学,2005,35(1):59-62. 被引量:2

二级参考文献17

  • 1孙铁署,蔡理.一种基于互补型单电子晶体管的全加器电路设计[J].电子器件,2005,28(2):366-369. 被引量:9
  • 2Wasshuber C. Computational single electronics [M].New York :Seiberherr, 2001.?A
  • 3Likharev K K. Single-electron devices and their applications[J]. Proc the IEEE, 1998, 87(4): 602-632.?A
  • 4Yasuo T, Akira F, Yukinori O, et al. Silicom singleelectron devices and their applications [J]. IEEE Trans Elec Dev, 2000, 13(2): 176-179.?A
  • 5Martin K. Digital integrated circuit design[M]. Beijing: Publishing House of Electronics Industry, 2002.?A
  • 6Wasshuber C. Computational single-electronics[M].New York: Springer Verlag, 2001.?A
  • 7Uchida K. Analytical single-electron transistors (SET) model for design and analysis of realistic SET circuit[J]. Jpn J Appl Phys, 2000, 39(1-4B): 2321-2324.
  • 8Santanu Mahapatra, Vaibhav Vaish, Christoph Wasshuber, et al. Analytical Modeling of Single Electron Transistor for Hybrid CMOS -SET Analog IC Design[ J]. IEEE Trans on Electron Devices,2004,51 (11 ) :1772 -1781.
  • 9Goldhaber G D, Michael S, Montemerlo J, et al. Overview of Nanoelectronic Devices[ J]. Proceedings of the IEEE, 1997, 85 (4) : 521 -540.
  • 10Kim Dae Hwan , Sung SukKang , Kim Kyung Rok , et al. Single - Electron Transistors Based on Gate - Induced SI Island for Single- Electron Logic Application[ J ]. IEEE Trans On Nanoteehnology ,2002, 1 (4) :170- 175.

共引文献2

同被引文献17

  • 1章专,申屠粟民,魏齐良.基于传输电压开关理论的单栅极SET电路设计[J].浙江大学学报(理学版),2012,39(3):293-296. 被引量:3
  • 2杨银堂,王帆,朱樟明,翟艳.集成化单电子器件研究进展[J].电子器件,2004,27(4):772-776. 被引量:1
  • 3孙铁署,蔡理.一种基于互补型单电子晶体管的全加器电路设计[J].电子器件,2005,28(2):366-369. 被引量:9
  • 4吴训威,陈偕雄,F.P.Prosser.基于传输函数理论的四值CMOS电路[J].中国科学(A辑),1989,20(5):528-536. 被引量:6
  • 5SUN Y, RUSLI, SINGH N. Room-temperature oper- ation of silicon single-electron transistor fabricated u- sing optical lithography[J]. IEEE Trans on Nanoteehn- ology,2011,10(1) :96-98.
  • 6MIYAJI K, SAITOH M, HIRAMOTO T. Compact analytical model for room temperature operating silicon single-electron transistors with discrete quantum ener- gy levels[J]. IEEE Trans on Nanoteehnology, 2006,5 (3):167-173.
  • 7VENKATARATNAM A, GOEL A. Novel designs of NOR2 and NOR3 logic gates using single electron tran- sistors [ C ]//Proceedings of 2004 IEEE International Conference on Semiconductor Electronics. Kuala Lum- pur: IEEE,2004 : 108-111.
  • 8LIENTSCHNIG G, WEYMANN I, HADLAY P. Simulating hybrid circuits of single-electron tran- sistors and field-effect transistors[J]. Japanese Jour- nal of Applied Physics,2003,42(10) :6467-6472.
  • 9LIKHAREV K. Single-electron devices and their ap- plication[J]. IEEE Proceedings of the IEEE, 1999,87 (4) :606-632.
  • 10Tans, S. J., Verschueren,A. R. M. & Dekker, C. Room-temperature transistor based on a single carbon nan-otube[J]. Nature 393,49 ~ 52 (1998).

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部