期刊文献+

折叠式Clos拓扑在片上网络中的应用

The Application of The Folded-Clos Topology on Chip
下载PDF
导出
摘要 随着半导体与集成电路技术的进步,网络中用于连接芯片的路由设备得到了很大的发展。通过引入新的技术,路由的"度"数得到了增加,即单个路由可连接的芯片数目变得越来越多,这种路由被称为"高度数"路由。该种路由结构可以显著降低网络延迟和开销,必将在以后得到大量应用。本文将浅析使用该种路由的折叠式Clos拓扑结构在片上网络中的应用,比较该拓扑结构与其他拓扑性能的优劣,介绍几种针对自适应路由算法的中间级模块分配策略。 As the advancement of semiconductor technics and integrated circuits, the routing device which is used to connect chips in the network has great development. Through the introduction of new technology, the degree of routing which is named 'high radix' routing has increased and the number of cores connected on one routing has increased. The high-radix routers will be widely used in future, as it can effectively reduce latency and cost of the network. This paper introduces the application of the folded-clos network, which can take advantage of high-radix routers. We compare the performance of the folded-clos network and other topologies and introduce some allocation strategies of mid-stage models, which fit for adaptive routing algorithm in this paper.
作者 郭彬 王长山
出处 《中国集成电路》 2010年第2期61-65,89,共6页 China lntegrated Circuit
关键词 片上网络 折叠式克劳斯网络 拓扑结构 NoC the folded-clos network topology
  • 相关文献

参考文献13

  • 1Kim, J., W.J. Dally and D. Abts.Adaptive routing in high-radix Clos network [R]. 2006 ACM/IEEE Conference on Supercomputing, SC'06, November 11, 2006- November 17,2006. 2006. Tampa, FL, United states: Association for Computing Machinery.
  • 2H.Kariniemi, J.Nurmi. Arbitration and Routing Schemes for On-chip Packet Networks [C].Interconnect-Centric Design for Advanced SoC and NoC,. Kluwer Academic Publishers. 2004. 253-282.
  • 3H.Kariniemi, J.Nurmi. Arbitration and Routing Schemes for On-chip Packet Networks. Interconnect-Centric Design for Advanced SoC and NoC [C]. Kluwer Academic Publishers.2004.253 - 282.
  • 4F. H. Chang, J. Y. Guo, F. K.Wang. Wide-sense nonblocking for symmetric or asymmetric 3-stage Clos networks under various routing strategies [C]. ISSN: 0304-3975. 2004. 375 - 386.
  • 5Wenqing Dou, Enyu Yao. On rearrangeable multirate three-stage Clos networks [C]. 2007. 103-107.
  • 6Frank K. Hwang, Sheng Chyang Liaw. On nonblocking multicast three-stage Clos networks [C]. 2000. pp. 535-539.
  • 7P Jose R. Correa, PMichel X. Gomemans. Improved Bounds on Nonblocking 3-Stage Clos Networks [C]. 2007. pp. 870-894.
  • 8Phi-Hung Pham, Kumar, Y.,Chulwoo Kim. High Performance and Area-Efficient Circuit-Switched Network on Chip Design [J], Computer and Information Technology, 2006. CIT '06. The Sixth IEEE International Conference on Sept. 2006. Page ( s ) :243 - 243.
  • 9P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections [R]. Design, Automaion and Test in Euiope Conference and Exhibition 2000, March,2000. pp.250-256.
  • 10P. P. Pande, C. Grecu, A. Ivanov and R. Saleh.Design of a switch for network on chip applications [J]. May,2003. Vol.4 pp. 1 - 5.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部