期刊文献+

基于数字鉴相器的三相锁相环设计

Three-phase Lock Loop Design on Synchronous Rotating Coordinate Converting
下载PDF
导出
摘要 有源电力滤波器需要实时检测正序基波电压的相位,作为计算和补偿标准。主要研究了基于同步旋转坐标变换的三相软件锁相环原理,分析其连续和离散数学模型,从物理上解释低通滤波器作用原理,最后采用矩阵实验室的定点符号工具箱和Simulink进行仿真。理论推导和仿真验证了所提方法在电压波形畸变时仍实时有效检测出正序基波相位。 The positive line voltage phase is analyzed to be detected at real-time for active power filter (APF). As a calculation and compensation standard, the three-phase lock loop software technology is studied based on synchronous rotating coordinate converting, as well as the continuous and dispersed mathematical models is analyzed in this paper. The alldigital phase tracing detecting method is proposed. The fixed point kit and simulation software package for numerical analysis and calculation software shall be simulated. The proposed method is proved by theory derivation and simulation to detect at real time and effective for positive line voltage phase in case of voltage wave distortion.
出处 《山西电力》 2010年第1期35-38,共4页 Shanxi Electric Power
关键词 旋转坐标变换 三相锁相环 有源电力滤波器 定点仿真 synchronic rotating coordinate change lock phase loop active power filter (APF) fixed point simulation
  • 相关文献

参考文献7

  • 1El-Amway A, Morbid A. An efficient software-controlled PLL for low-frequency applications [J]. IEEE Trans Ind Electron, 1988, 35 (1): 341-344.
  • 2Chung S K, Phase-locked loop for grid-connected three-phase power conversion systems [J]. Proc Inst Elect Eng, Elect Power Application, 2000, 147 (3): 341-344.
  • 3Banislav Djokie, Eddy So. Phase measurement of distorted periodic signals based on non synchronous digital filtering [J]. IEEE trans. , on Instnma Meas, 2001, 50 (4): 864-867.
  • 4Matto Bertocco, Alessandra Flammini, et al. Robust and accurate real time estimation of sensors signal parameters by a DSP approach [J]. IEEE trans on Inst mm Meas, 2000, 49 (3): 685-689.
  • 5Francisco D, Freijedo, Jesus Doval-Gandoy, et al. RealTime Implement-ration oS a SPLL for FACTS [J]. IEEE Industrial Electronics, 2006, 32: 2390-2395.
  • 6Changjiang Z, Fitzer C, Barnes M, et al. Software phaselocked loop applied to dynamic voltage restorer (DVR) [J]. IEEE Power Eng Soe Winter Meeting, 2001, 3: 1033-1038.
  • 7Jovcic D. Phase Locked Loop System for FACTS, IEEE Trans. On Power Systems [ J ]. 2003, 18 ( 3 ): 1116-1124.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部