期刊文献+

IC中多余物缺陷对信号串扰的定量研究 被引量:1

Quantitative Studies Redundant Object Defect in IC for Signal Crosstalk
下载PDF
导出
摘要 该文研究了铜互连线中的多余物缺陷对两根相邻的互连线间信号的串扰,提出了互连线之间的多余物缺陷和互连线之间的互容、互感模型,用于定量的计算缺陷对串扰的影响。提出了把缺陷部分单独看作一段RLC电路模型,通过提出的模型研究了不同互连线参数条件下的信号串扰,主要研究了铜互连线的远端串扰和近端串扰,论文最后提出了一些改进串扰的建议。实验结果证明该文提出的信号串扰模型可用于实际的电路设计中,能够对设计人员设计满足串扰要求的电路提供指导。 This paper studies the signal crosstalk due to redundant object defect of adjacent copper interconnects. The models of coupling capacitance and mutual inductance between redundant defect and interconnects are presented, and it can be used to quantitatively calculate the influence of defect on crosstalk. In the experiment model, defect is regard as a separate section RLC circuit. Signal crosstalk is studied under the conditions that are various parameters of interconnect using the model. The far crosstalk and near crosstalk of the copper interconnects are studied. Finally, some advice improved signal crosstalk is put forward. Experiment results show that the presented model can be used actual circuit design, and can guide designer to design circuit for satisfying crosstalk requirements.
出处 《电子与信息学报》 EI CSCD 北大核心 2010年第1期210-213,共4页 Journal of Electronics & Information Technology
基金 国家自然科学基金(60206006) 教育部科技创新工程重大项目培育资金(708083) 教育部新世纪优秀人才计划(NCET-05-0851) 西安应用材料创新基金(XA-AM-200701)资助课题
关键词 集成电路 多余物缺陷 信号串扰 铜互连 可靠性 IC Redundant object defect Signal crosstalk Copper interconnection Reliability
  • 相关文献

参考文献10

  • 1Jinwoo C, Krauter B, and Haridass A, et al.. Crosstalk analysis between interconnects in high-speed server packages. Proceedings-Electronic Components and Technology Conference, Reno, NV, 2007: 333-338.
  • 2Broyde F and Clavelier E. Crosstalk in balanced interconnections used for differential signal transmission. IEEE Transactions on Circuits and Systems I: 2007, 54(7): 1562-1572.
  • 3Ravindra J V and Srinivas M B. Modeling and analysis of crosstalk for distributed RLC interconnects using difference model approach. 20th Symposium on Integrated Circuits and System Design. Proceedings-SBCCI Copacabana, Rio de Janeiro, 2007: 207-211.
  • 4Zhang T and Sapatnekar S S. Simultaneous shield and buffer insertion for crosstalk noise reduction in global routing. IEEE Transactions on Very Large Scale Integration (VLS1) Systems 2007, 15(6): 624-636.
  • 5Hanchate N and Ranganathan N. Simultaneous interconnect delay and crosstalk noise optimization through gate sizing using game theory. IEEE Transactions on Computers, 2006, 55(8): 1011-1023.
  • 6Pyoungwoo M, Hyunbean Y, and Jaehoon S, et al.. Efficient interconnect test patterns for crosstalk and static faults. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25(11): 2605-2608.
  • 7Dennis S, William J, and Kurt K. Berkeley advanced chip performance calculator, http://www.eecs.umich.edu/ dennis/bacpac/models/delay.html.
  • 8Qi x N, Wang G F, and Yu Z P, et al.. On-chip inductance modeling and RLC extraction of VLSI interconnects for circuit simulation. Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, Orlando, FL, USA, 2000: 486-490.
  • 9Brews J R. Overshoot-controlled RLC interconnections. IEEE Transactions on Electron Devices, 1991, 38(1): 76-87.
  • 10Eric B. Signal Integrity-Simplified. Prentice hall PTR. Upper Saddle River, N J, USA, 2003: 401-469.

同被引文献7

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部