期刊文献+

A high-performance low-power CMOS AGC for GPS application

A high-performance low-power CMOS AGC for GPS application
原文传递
导出
摘要 A wide tuning range,low power CMOS automatic gain control(AGC) with a simple architecture is proposed. The proposed AGC is composed of a variable gain amplifier(VGA),a comparator and a charge pump,and the dB-linear gain is controlled by the charge pump.The AGC was implemented in a 0.18μm CMOS technology.The dynamic range of the VGA is more than 55 dB,the bandwidth is 30 MHz,and the gain error is lower than±1.5 dB over the full temperature and gain ranges.It is designed for GPS application and is fed from a single 1.8 V power supply. The AGC power consumption is less than 5 mW,and the area of the AGC is 700×450μm^2. A wide tuning range,low power CMOS automatic gain control(AGC) with a simple architecture is proposed. The proposed AGC is composed of a variable gain amplifier(VGA),a comparator and a charge pump,and the dB-linear gain is controlled by the charge pump.The AGC was implemented in a 0.18μm CMOS technology.The dynamic range of the VGA is more than 55 dB,the bandwidth is 30 MHz,and the gain error is lower than±1.5 dB over the full temperature and gain ranges.It is designed for GPS application and is fed from a single 1.8 V power supply. The AGC power consumption is less than 5 mW,and the area of the AGC is 700×450μm^2.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第2期49-53,共5页 半导体学报(英文版)
关键词 linear-in-dB COMPARATOR variable gain amplifier automatic gain control linear-in-dB comparator variable gain amplifier automatic gain control
  • 相关文献

参考文献7

  • 1Balteanu F, Cloutier M. Charge-pump controlled variable gain amplifier. Electron Lett, 1998, 34(9): 838.
  • 2Khoury J M. On the design of constant settling time AGC circuits. IEEE Trans Circuits Syst: Analog and Digital Signal Processing, 1998, 45(3): 283.
  • 3Cheung H Y, Cheung K S, Lau J. A low power monolithic AGC with automatic DC offset cancellation for direct conversion hybrid CDMA transceiver used in telemetering. IEEE International Symposium on Circuits and Systems, 2001, 4:390.
  • 4D'Amico S, De Matteis M, Baschirotto A. A 6.4 mW, 4.9 nV/Hz, 24 dBm IIP3 VGA for a multi-standard (WLAN, UMTS, GSM, and Bluetooth) receiver. Proceedings of 32nd European Solid State Circuits Conference, Montreux, Switzerland, 2006:82.
  • 5Stefanou N, Sonkusale S R. An average low offset comparator for 1.25GSAMPLE/S ADC in 0.18 [J].m CMOS. llth IEEE International Conference on Electronics, Circuits and Systems, 2004: 246.
  • 6Figueiredo P M, Vita J C. Low kickback noise techniques for CMOS latched comparators. Proceedings of the International Symposium on Circuits and Systems, 2004:537.
  • 7Hart B N, Yang Y T, Zhu Z M. A novel 1.25GSPS ultra high-speed comparator in 0.18[J].m CMOS. 9th International Conference on Solid-State and Integrated-Circuit Technology, 2008:1957.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部