期刊文献+

多核处理器片上存储系统研究 被引量:5

Research on On-chip Memory System of Multi-core Processor
下载PDF
导出
摘要 针对多核处理器计算能力和访存速度间差异不断增大对多核系统性能提升的制约问题,分析几款典型多核处理器存储系统的设计特点,探讨多核处理器片上存储系统发展的关键技术,包括延迟造成的非一致cache访问、核与cache互连形式对访存性能的束缚以及片上cache设计的复杂化等。 Aiming at the problem that memory system on chip becomes a bottleneck of improving the performance of multi-core processor as the speed distinction between CPU and memory increases. This paper analyses the design characters of memory system in multi-core processor, such as Non-Uniform Cache Access(NUCA) caused by delay, constraint to access performance of connection between core and cache, and complexity of on-chip cache design.
出处 《计算机工程》 CAS CSCD 北大核心 2010年第4期4-6,共3页 Computer Engineering
基金 国家自然科学基金资助项目(60873016) 国家"863"计划基金资助项目(2008AA01Z147 2007AA01Z102)
关键词 多核 存储系统 非一致cache访问 multi-core memory system Non-Uniform Cache Access(NUCA)
  • 相关文献

参考文献7

  • 1Hammond L. The Standford Hydra[J]. IEEE Micro, 2000, 20(2): 71-84.
  • 2何军,王飙.多核处理器的结构设计研究[J].计算机工程,2007,33(16):208-210. 被引量:24
  • 3Sun Microsystems, Inc.. OpenSPARC T2 Core Microarchitecture Specification[Z]. 2007.
  • 4Nguyen T P Q, Zakhor A, Yelick K. Performance Analysis of an H.263 Video Encoder for VIRAM[C]//Proc. of IEEE International Conference on Image Processing. [S. l.]: IEEE Press, 2000: 98-101.
  • 5Seiler L, Carinean D, Sprangle E, et al. Larrabee: A Many-core x86 Architecture for Visual Computing[J]. ACM Transactions on Graphics, 2008, 27(3): 18-26.
  • 6Muralimanohar N, Balasubramonian R, Jouppi NE Architecting Efficient Interconnects for Large Caches with CACTI 6.0[J]. IEEE Micro, 2008, 28(1): 69-79.
  • 7Martin M M K, Sorin D J, Beckmann B M, et al. Multifacet's General Execution-driven Multiprocessor Simulator(GEMS) Toolset[J]. ACM SEGARCH Computer Architecture News, 2005, 33(4): 92-99.

二级参考文献8

  • 1Kunle O K,Basem A N,Hammond L,et al.The Case for a Single-chip Multiprocessor[C]//Proc.of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems,New York.1996-10-02.
  • 2Tullsen D M,Eggers S J,Levy H M.Simultaneous Multithreading:Maximizing On-chip Parallelism[C]//Proc.of the 22nd Ann.Int'l Symp.on Computer Architecture.1995:392-403.
  • 3Kahle J A.Introduction to the Cell Multiprocessor[J].IBM Journal Res.& Dev.,2005,49(4/5):589-604.
  • 4Kongetira P.A 32-Way Multithreaded SPARC Processor[J].IEEE Micro,2005,25(2):21-29.
  • 5Barroso L A.Piranha:a Scalable Architecture Based on Single-chip Multiprocessing[C]//Proc.of Int'l Symp.on Computer Architecture.2000:165-175.
  • 6Kalla R.IBM Power5 Chip:A Dual-core Multithreaded Processor[J].IEEE Micro,2004,24(2):40-47.
  • 7McNairy C,Bhatia R.Montecito:A Dual-core,Dual-thread Itanium Processor[J].IEEE Micro,2005,25(2):10-20.
  • 8Hammond L.The Stanford Hydra CMP[J].IEEE Micro,2000,20(2):71-84.

共引文献23

同被引文献31

  • 1何军,王飙.多核处理器的结构设计研究[J].计算机工程,2007,33(16):208-210. 被引量:24
  • 2Sihvo T.A Low Cost Solution for 2D Memory Access[C] //Pros.of the 49th IEEE International Midwest Symposium on Circuits and Systems.San Juan,Puerto Rico,USA:IEEE Press,2006:123-127.
  • 3Wentzlaff D,Griffin P On-chip Interconnection Architecture of the Tile Processor[J].IEEE Micro;2007,27(5):15-31.
  • 4Kuzmanov G,Gaydadjiev G,Vassihadis S.Multimedia Rectangularly Addressable Memory[J].IEEE Trans.on Multimedia,2006,8(2):315-322.
  • 5Le H Q, Starke W J, Fields J S, et al. IBM Power6 Micro- architecture[J]. IBM Journal of Research and Development, 2007, 51 (6): 639-662.
  • 6Sun Microsystems, Inc.. UltraSPARC T2 Supplement to the UltraSPARC Architecture 2007[Z]. 2007.
  • 7Qureshi M K, Patt Y N. Utility-based Cache Partitioning: A Low-overhead, High-performance, Runtime Mechanism to Partition Shared Caches[C]//Proc. of the 39tb Annual IEEE/ACM International Symposium on Microarchitecture. [S. l.]: IEEE Press, 2006: 423-432.
  • 8Suo Guang, Yan Xunjun, Liu Guanghui, et al. IPC-based Cache Partitioning: An IPC-oriented Dynamic Shared Cache Partitioning Mechanism[C]//Proc. of International Conference on Convergence and Hybrid Information Technology. [S.l.]: IEEE Press, 2008: 399-406.
  • 9Kim S, Chandra D, Solihin Y. Fair Cache Sharing and Partitioning in a Chip Mulfiprocessor Architecture[C]//Proc. of the 13th International Conference on Parallel Architecture and Compilation Techniques. IS. l.]: IEEE Press, 2004:111-122.
  • 10Sharkey J. M-Sim: A Flexible, Multithreaded Architectural Simu- lation Environment[R]. State University of New York at Binghamton, Tech Report: CS-TR-05-DP01, 2005.

引证文献5

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部